LPC2368FBD100 NXP Semiconductors, LPC2368FBD100 Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LPC2368FBD100
Manufacturer Part Number
LPC2368FBD100
Description
MCU 32BIT ARM7, 10/100, USB, CAN
Manufacturer
NXP Semiconductors
Datasheet
1.LPC2368FBD100.pdf
(59 pages)
Specifications of LPC2368FBD100
Core Size
32bit
No. Of I/o's
70
Program Memory Size
512KB
Ram Memory Size
32KB
Cpu Speed
72MHz
Oscillator Type
External, Internal
No. Of Timers
4
No. Of Pwm Channels
6
Digital Ic Case
RoHS Compliant
Controller Family/series
LPC23xx
Rohs Compliant
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC2368FBD100
Manufacturer:
TI
Quantity:
3 400
Company:
Part Number:
LPC2368FBD100
Manufacturer:
NXP
Quantity:
1 000
Company:
Part Number:
LPC2368FBD100
Manufacturer:
NXP
Quantity:
5 000
Company:
Part Number:
LPC2368FBD100
Manufacturer:
PHI
Quantity:
10
Part Number:
LPC2368FBD100
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC2368FBD100,551
Manufacturer:
NXP
Quantity:
5 000
Company:
Part Number:
LPC2368FBD100,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2368FBD100,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
16. Revision history
Table 13.
LPC2364_65_66_67_68_6
Product data sheet
Document ID
LPC2364_65_66_67_68_6
Modifications:
LPC2364_65_66_67_68_5
Modifications:
LPC2364_65_66_67_68_4
LPC2364_66_68_3
LPC2364_66_68_2
LPC2364_66_68_1
Revision history
Release date
20100201
20090409
20080417
20071220
20071001
20070103
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Table 5 “Limiting
Table
Table
I
Table 9 “Dynamic characteristics of
100000 to 10000 minimum cycles.
Added
Section 7.2 “On-chip flash programming
endurance minimum specs.
Added
Section 7.25.2 “Brownout
Added
Added
Added
Added table note for XTAL1 and XTAL2 pins in
Added part LPC2364HBD100.
Section 7.2: Added sentence clarifying SRAM speeds for LPC2364HBD.
Table 5: Updated V
Table 6: Updated Z
Table 6: V
Table 6: I
Table 6: Removed R
Table 7: CCLK and IRC, added specs for >85 °C.
Added Table 9.
Updated Figure 14.
Updated Figure 11.
DD(DCDC)dpd(3V3)
6: Updated min, typical and max values for oscillator pins.
6: Updated conditions and typical values for I
Table 11 “DAC electrical
Section 7.24.4.4 “Deep power-down
Section 9.2 “Deep power-down
Section 13.2 “XTAL1
Section 13.3 “XTAL and RTC Printed-Circuit Board (PCB) layout
pu
hys
, added specs for >85 °C.
Rev. 06 — 1 February 2010
, moved 0.4 from typ to min column.
and I
Data sheet status
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Preliminary data sheet
Preliminary data sheet
values”: Changed V
DRV
esd
pu
BAT
.
min/max.
Table note [14].
added.
detection”: Changed V
input”.
characteristics”.
flash”: Changed flash endurance spec from
ESD
LPC2364/65/66/67/68
Single-chip 16-bit/32-bit microcontrollers
mode”.
memory”: Removed text regarding flash
min/max to −2500/+2500.
mode”.
Change
notice
-
-
-
-
-
-
Table
DD(3V3)
DD(DCDC)pd(3V3)
3.
to V
Supersedes
LPC2364_65_66_67_68_5
LPC2364_65_66_67_68_4
LPC2364_66_68_3
LPC2364_66_68_2
LPC2364_66_68_1
-
DD(DCDC)(3V3)
, I
© NXP B.V. 2010. All rights reserved.
BATact
guidelines”.
.
;
55 of 59