DSPIC30F6013-20E/PF Microchip Technology, DSPIC30F6013-20E/PF Datasheet - Page 61
DSPIC30F6013-20E/PF
Manufacturer Part Number
DSPIC30F6013-20E/PF
Description
IC,DSP,16-BIT,CMOS,TQFP,80PIN,PLASTIC
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.DSPIC30F6014-20IPF.pdf
(228 pages)
2.DSPIC30F6014-20IPF.pdf
(22 pages)
3.DSPIC30F6014-20IPF.pdf
(28 pages)
Specifications of DSPIC30F6013-20E/PF
Rohs Compliant
YES
Core Processor
dsPIC
Core Size
16-Bit
Speed
20 MIPS
Connectivity
CAN, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
68
Program Memory Size
132KB (44K x 24)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
80-TQFP, 80-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM300024 - KIT DEMO DSPICDEM 1.1AC164314 - MODULE SKT FOR PM3 80PFAC30F001 - MODULE SOCKET DSPIC30F 80TQFPXLT80PT2 - SOCKET TRANSITION ICE 80TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DSPIC30F601320EPF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC30F6013-20E/PF
Manufacturer:
Microchip Technology
Quantity:
10 000
- DSPIC30F6014-20IPF PDF datasheet
- DSPIC30F6014-20IPF PDF datasheet #2
- DSPIC30F6014-20IPF PDF datasheet #3
- Current page: 61 of 228
- Download datasheet (4Mb)
7.3
To write an EEPROM data location, the following
sequence must be followed:
1.
2.
3.
EXAMPLE 7-4:
© 2006 Microchip Technology Inc.
; Point to data memory
; The NVMADR captures last table access address
; Select data EEPROM for 1 word op
; Operate key to allow write operation
; Write cycle will complete in 2mS. CPU is not stalled for the Data Write Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine write complete
Erase data EEPROM word.
a)
b)
c)
d)
e)
f)
g)
h)
Write data word into data EEPROM write
latches.
Program 1 data word into data EEPROM.
a)
b)
c)
d)
e)
f)
g)
MOV
MOV
MOV
MOV
TBLWTL
MOV
MOV
DISI
MOV
MOV
MOV
MOV
BSET
NOP
NOP
Writing to the Data EEPROM
Select word, data EEPROM erase, and set
WREN bit in NVMCON register.
Write address of word to be erased into
NVMADR.
Enable NVM interrupt (optional).
Write ‘55’ to NVMKEY.
Write ‘AA’ to NVMKEY.
Set the WR bit. This will begin erase cycle.
Either poll NVMIF bit or wait for NVMIF
interrupt.
The WR bit is cleared when the erase cycle
ends.
Select word, data EEPROM program, and
set WREN bit in NVMCON register.
Enable NVM write done interrupt (optional).
Write ‘55’ to NVMKEY.
Write ‘AA’ to NVMKEY.
Set the WR bit. This will begin program
cycle.
Either poll NVMIF bit or wait for NVM
interrupt.
The WR bit is cleared when the write cycle
ends.
#LOW_ADDR_WORD,W0
#HIGH_ADDR_WORD,W1
W1
#LOW(WORD),W2
W2
#0x4004,W0
W0
#5
#0x55,W0
W0
#0xAA,W1
W1
NVMCON,#WR
DATA EEPROM WORD WRITE
,
,
,
,
,
TBLPAG
[ W0]
NVMCON
NVMKEY
NVMKEY
dsPIC30F6011/6012/6013/6014
; Init pointer
; Get data
; Write data
; Block all interrupts with priority <7 for
; next 5 instructions
; Write the 0x55 key
; Write the 0xAA key
; Initiate program sequence
The write will not initiate if the above sequence is not
exactly followed (write 0x55 to NVMKEY, write 0xAA to
NVMCON, then set WR bit) for each word. It is strongly
recommended that interrupts be disabled during this
code segment.
Additionally, the WREN bit in NVMCON must be set to
enable writes. This mechanism prevents accidental
writes to data EEPROM due to unexpected code exe-
cution. The WREN bit should be kept clear at all times
except when updating the EEPROM. The WREN bit is
not cleared by hardware.
After a write sequence has been initiated, clearing the
WREN bit will not affect the current write cycle. The WR
bit will be inhibited from being set unless the WREN bit
is set. The WREN bit must be set on a previous instruc-
tion. Both WR and WREN cannot be set with the same
instruction.
At the completion of the write cycle, the WR bit is
cleared in hardware and the Non-Volatile Memory
Write Complete Interrupt Flag bit (NVMIF) is set. The
user may either enable this interrupt or poll this bit.
NVMIF must be cleared by software.
7.3.1
Once the user has erased the word to be programmed,
then a table write instruction is used to write one write
latch, as shown in Example 7-4.
WRITING A WORD OF DATA
EEPROM
DS70117F-page 59
Related parts for DSPIC30F6013-20E/PF
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MODULE DSPIC30F SAMPLE 64QFP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
MODULE DSPIC30F SAMPLE 80QFP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
MPLAB C Compiler For DsPIC DSCs
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
MODULE PLUG-IN PIC18F4431
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 12KB 40MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 24KB 40MHZ, 5.5V, TQFP44
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 48KB, 40MHZ, 5.5V, DIP40
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 48KB 20MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 66KB, 40MHZ 5.5V TQFP-64
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 12KB, 40MHZ, 5.5V, QFN28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
16BIT 30MIPS DSPIC, 30F2010, DIP28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
16BIT MCU-DSP 30MHZ, SMD, 30F5011
Manufacturer:
Microchip Technology
Datasheet: