ACPL-C797-500E Avago Technologies US Inc., ACPL-C797-500E Datasheet

Isolated Sigma-Delta, T/R+IEC+LF

ACPL-C797-500E

Manufacturer Part Number
ACPL-C797-500E
Description
Isolated Sigma-Delta, T/R+IEC+LF
Manufacturer
Avago Technologies US Inc.
Series
-r
Type
Sigma-Delta Modulatorr
Datasheet

Specifications of ACPL-C797-500E

Voltage - Isolation
5000Vrms
Input Type
DC
Voltage - Supply
3 V ~ 5.5 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (0.268", 6.81mm Width)
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ACPL-C797-500E
Manufacturer:
AVAGO/安华高
Quantity:
20 000
Company:
Part Number:
ACPL-C797-500E
Quantity:
5 000
ACPL-C797
Optically Isolated Sigma-Delta Modulator
Data Sheet
Description
The ACPL-C797 is a 1-bit, second-order sigma-delta (6-')
modulator converts an analog input signal into a high-
speed data stream with galvanic isolation based on optical
coupling technology. The ACPL-C797 operates from a 5 V
power supply with dynamic range of 80 dB with an appro-
priate digital filter. The differential inputs of ±200 mV (full
scale ±320 mV) are ideal for direct connection to shunt
resistors or other low-level signal sources in applications
such as motor phase current measurement.
The analog input is continuously sampled by a means of
sigma-delta over-sampling using an on-board clock. The
signal information is contained in the modulator data, as a
density of ones with data rate of 10 MHz, and the data are
encoded and transmitted across the isolation boundary
where they are recovered and decoded into high-speed
data stream of digital ones and zeros. The original signal
information can be reconstructed with a digital filter. The
serial interface for data and clock has a wide supply range
of 3 V to 5.5 V.
Combined with superior optical coupling technology,
the modulator delivers high noise margins and excellent
immunity against isolation-mode transients. With 0.5
mm minimum distance through insulation (DTI), the
ACPL-C797 provides reliable reinforced insulation and
high working insulation voltage, which is suitable for
fail-safe designs. This outstanding isolation performance
is superior to alternatives including devices based on ca-
pacitive- or magnetic-coupling with DTI in micro-meter
range. Offered in a Stretched SO-8 (SSO-8) package, the
isolated ADC delivers the reliability, small size, superior
isolation and over-temperature performance motor drive
designers need to accurately measure current at much
lower price compared to traditional current transducers.
The external clock version modulator ACPL-796J (SO-16
package) is also available.
CAUTION: It is advised that normal static precautions be taken in handling and assembly
of this component to prevent damage and/or degradation which may be induced by ESD.
Features
x 10 MHz internal clock
x 1-bit, second-order sigma-delta modulator
x 16 bits resolution no missing codes (12 bits ENOB)
x 78 dB SNR
x 4.5 PV/°C maximum offset drift
x ±1% gain error
x Internal reference voltage
x ±200 mV linear range with single 5 V supply (±320 mV
x 3 V to 5.5 V wide supply range for digital interface
x -40°C to +105°C operating temperature range
x SSO-8 package
x 25 kV/Ps common-mode transient immunity
x Safety and regulatory approval (pending):
Applications
x Motor phase and rail current sensing
x Power inverter current and voltage sensing
x Industrial process control
x Data acquisition systems
x General purpose current and voltage sensing
x Traditional current transducer replacements
Functional Block Diagram
Figure 1.
GND1
V
V
V
DD1
IN +
IN –
full scale)
– IEC/EN/DIN EN 60747-5-5: 1230 Vpeak working insu-
– UL 1577: 5000 Vrms/1min isolation voltage
– CSA: Component Acceptance Notice #5
lation voltage
MODULATOR/
V
REF
ENCODER
6-'
CLK
DRIVER
LED
SHIELD
DECODER
V
MCLK
MDAT
GND2
DD2

Related parts for ACPL-C797-500E

ACPL-C797-500E Summary of contents

Page 1

... The ACPL-C797 is a 1-bit, second-order sigma-delta (6-') modulator converts an analog input signal into a high- speed data stream with galvanic isolation based on optical coupling technology. The ACPL-C797 operates from power supply with dynamic range with an appro- priate digital filter. The differential inputs of ±200 mV (full scale ± ...

Page 2

... To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. Example: ACPL-C797-500E to order product of Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval and RoHS compliance. Option datasheets are available. Contact your Avago sales representative or authorized distributor for information. ...

Page 3

... Figure 3. Recommended Pb-Free IR Profile Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non- Halide Flux should be used. Regulatory Information The ACPL-C797 is pending for approvals by the following organizations: IEC/EN/DIN EN 60747-5-5 Approved with Maximum Working Insulation Voltage V UL Approval under UL 1577, component recognition program CSA Approval under CSA Component Acceptance Notice #5, File CA 88324 ...

Page 4

Table 3. IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Description Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage d 150 V rms for rated mains voltage d 300 V rms for rated mains voltage d 450 V rms ...

Page 5

Table 5. Absolute Maximum Ratings Parameter Storage Temperature Ambient Operating Temperature Supply Voltage [1,3] Steady-State Input Voltage [2] Two-Second Transient Input Voltage Digital Output Voltages Lead Solder Temperature Notes voltage the inputs ...

Page 6

Table 7. Electrical Specifications Unless otherwise noted -40°C to +105° – (single-ended connection); tested with Sinc IN Parameter Symbol STATIC CHARACTERISTICS Resolution Integral Nonlinearity INL Differential Nonlinearity DNL Offset Error V OS ...

Page 7

Table 8. Timing Specifications Unless otherwise noted -40°C to +105° Parameter Modulator Clock Output Frequency Data Access Time After MCLK Rising Edge t Data Hold Time After MCLK Rising Edge MCLK t A MDAT Figure 4. ...

Page 8

Typical Performance Plots Unless otherwise noted 25° 256 decimation ratio. 2.0 1.5 1.0 0.5 0.0 -0.5 -1.0 -1.5 -2.0 -55 -35 - Temperature (°C) Figure 5. Offset change vs. temperature ...

Page 9

V (mV) IN Figure 11 vs input at various temperatures DD2 DD2 IN 10.5 10.4 10.3 10.2 10.1 10.0 9.9 ...

Page 10

... Figure 14 shows the simplified equivalent circuit of the analog input. In the typical application circuit (Figure 19), the ACPL-C797 is connected in a single-ended input mode. Given the fully differential input structure, a differential input con- nection method (balanced input mode as shown in Figure 15) is recommended to achieve better performance ...

Page 11

... Other situations could cause transient voltages to the inputs include short circuit and overload conditions. The ACPL-C797 is tested with DC voltage –2 V and 2-second transient voltage – the analog inputs with no latch-up or damage to the device. ...

Page 12

... ACPL-C797 Figure 18. Typical application circuit with the HCPL-0872 12 work together with the ACPL-C797. With 256 decimation ratio and 16-bit word settings, the output data rate is 39 kHz (= 10 MHz/256). This filter can be implemented in an ASIC, an FPGA or a DSP. Some of the ADC codes with cor- responding input voltages are shown in Table 10 ...

Page 13

... R1 should be chosen to ensure sufficient current can be supplied from the existing floating supply. The voltage from the current sensing resistor or shunt (R applied to the input of the ACPL-C797 through an RC anti- aliasing filter (R2 and C2). And finally, a clock is connected to the ACPL-C797 and data are connected to the digital filter ...

Page 14

PC Board Layout The design of the printed circuit board (PCB) should follow good layout practices, such as keeping bypass capacitors close to the supply pins, keeping output signals away from input signals, the use of ground and power planes, ...

Page 15

... Shunt Connections The recommended method for connecting the isolated modulator to the shunt resistor is shown in Figure 19 the ACPL-C797 is connected to the positive terminal of the shunt resistor, while V power-supply return path functioning as the sense line to the negative terminal of the current shunt. This allows a single pair of wires or PC board traces to connect the isolated modulator circuit to the shunt resistor ...

Page 16

... Data subject to change. Copyright © 2005-2010 Avago Technologies. All rights reserved. AV02-2581EN - August 20, 2010 Voltage Sensing The ACPL-C797 can also be used to isolate signals with amplitudes larger than its recommended input range with the use of a resistive voltage divider at its input. The ...

Related keywords