IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 48
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 48 of 202
- Download datasheet (6Mb)
3–12
Control Synchronizer
Table 3–12. Control Synchronizer Parameter Settings
Deinterlacer
Table 3–13. Deinterlacer Parameter Settings (Part 1 of 3)
Video and Image Processing Suite User Guide
Bits per pixel per
color plane
Number of color
planes
Color planes are in
parallel
Trigger on width
change
Trigger on height
change
Trigger on start of
video data packet
Require trigger reset
via control port
Maximum number of
control data entries
Maximum image width
Maximum image
height
Bits per pixel per color
plane
Number of color planes
in sequence
Number of color planes
in parallel
Default initial field
Deinterlacing
Method
Parameter
(7)
Parameter
(1) (8)
Table 3–12
Table 3–13
4–16, Default = 8
1–4, Default = 3
On or Off
On or Off
On or Off
On or Off
On or Off
1–10, Default = 3
32–2600, Default = 640
32–2600, Default = 480
4–20, Default = 8
1–3
1–3
F0, F1
Bob - Scanline Duplication,
Bob - Scanline Interpolation,
Weave, Motion Adaptive
shows the Control Synchronizer MegaCore function parameters.
shows the Deinterlacer MegaCore function parameters.
Value
Value
Choose the maximum frame width in pixels. The maximum frame
width is the default width at start-up.
Choose the maximum progressive frame height in pixels. The
maximum frame height is the default progressive height at start-
up.
Choose the number of bits per pixel (per color plane).
Choose the number of color planes that are sent in sequence over
one data connection. For example, a value of 3 for R'G'B' R'G'B'
R'G'B'.
Choose the number of color planes in parallel.
Choose a default type for the initial field. The default value is not
used if the first field is preceded by an Avalon-ST Control packet.
Refer to
The number of bits used per pixel, per color plane.
The number of color planes that are sent over one data
connection. For example, a value of 3 for R'G'B' R'G'B' R'G'B' in
serial.
Color planes are transmitted in parallel or in series.
Trigger compares control packet width values.
Trigger compares control packet height values.
Trigger activates on each start of video data packet.
Once triggered, the trigger is disabled and must be re-enabled
via the control port.
Maximum number of control data entries that can be written to
other cores.
“Deinterlacing Methods” on page
Description
Description
January 2011 Altera Corporation
Chapter 3: Parameter Settings
5–40.
Control Synchronizer
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: