ATA6603-EK Atmel, ATA6603-EK Datasheet - Page 10

no-image

ATA6603-EK

Manufacturer Part Number
ATA6603-EK
Description
MCU, MPU & DSP Development Tools Demoboard LIN-MCM
Manufacturer
Atmel
Datasheet

Specifications of ATA6603-EK

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
3.3.14.3
10
ATA6602/ATA6603
Sleep Mode
Figure 3-4.
The falling edge at EN has to occure not more than t
ing edge at TXD in order to switch the IC into Sleep mode. The TXD Signal has to stay logic
low during the Mode Select window (see
page
In Sleep mode the transmission path is disabled. Supply current from V
I
termination between pin LIN and pin VS is disabled to minimize the power dissipation in case pin
LIN is shorted to GND. Only a weak pull-up current (typically 10 µA) between pin LIN and pin VS
is present.
A falling edge at pin LIN followed by a dominant bus level maintained for a certain time period
(t
mode. The VDD regulator is activated and the internal LIN slave termination resistor is switched
on. The remote wake-up request is indicated by a low level at pin RXD to interrupt the microcon-
troller (see
VSsleep
bus
LIN Bus
) results in a remote wake-up request. The device switches from Sleep mode to Pre-normal
NRES
8).
RXD
VCC
TXD
EN
= 10 µA. The V
Figure 3-6 on page
If undervoltage, switch to Pre-normal Mode
Node in Silent mode
LIN Wake-up Waveform Diagram from Silent Mode
Bus wake-up filtering time
DD
Silent mode
regulator is switched off. NRES and RXD are low. The internal slave
High
VLIN < 0.4 V
t
12).
bus
S
Regulator Wake-up time
Figure 3-5 on page 11
High
DOMmin
Pre-normal Mode
Pre-normal mode
Undervoltage detection active
= 6 ms after or 3.2 µs before the fall-
Low
and section
“Silent Mode” on
Normal mode
Bat
4921E–AUTO–09/09
Normal Mode
EN High
is typically

Related parts for ATA6603-EK