SMAX-624CG-ACTEL Actel, SMAX-624CG-ACTEL Datasheet - Page 10

no-image

SMAX-624CG-ACTEL

Manufacturer Part Number
SMAX-624CG-ACTEL
Description
Programming Socket Adapters & Emulators SILICON SCULPTOR ADAPTER MODULE
Manufacturer
Actel

Specifications of SMAX-624CG-ACTEL

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Boundary Scan Testing (BST)
All SX devices are IEEE 1149.1 compliant. SX devices offer
superior diagnostic and testing capabilities by providing
Boundary Scan Testing (BST) and probing capabilities.
These functions are controlled through the special test
pins in conjunction with the program fuse. The
functionality of each pin is described in
dedicated test mode, TCK, TDI, and TDO are dedicated
pins and cannot be used as regular I/Os. In flexible mode,
TMS should be set HIGH through a pull-up resistor of
10 kΩ. TMS can be pulled LOW to initiate the test
sequence.
The program fuse determines whether the device is in
dedicated or flexible mode. The default (fuse not blown)
is flexible mode.
Table 1-2 •
Dedicated Test Mode
In Dedicated mode, all JTAG pins are reserved for BST;
designers cannot use them as regular I/Os. An internal
pull-up resistor is automatically enabled on both TMS
and TDI pins, and the TMS pin will function as defined in
the IEEE 1149.1 (JTAG) specification.
To select Dedicated mode, users need to reserve the JTAG
pins in Actel's Designer software by checking the
"Reserve JTAG" box in "Device Selection Wizard"
(Figure
specification regardless of whether they are used as a
user I/O or a JTAG I/O. Refer to the
for detailed specifications.
Figure 1-7 • Device Selection Wizard
1 -6
Program Fuse Blown
(Dedicated Test Mode)
TCK, TDI, TDO are dedicated
BST pins.
No need for pull-up resistor for
TMS
SX Family FPGAs
1-7). JTAG pins comply with LVTTL/TTL I/O
Boundary Scan Pin Functionality
Program Fuse Not Blown
(Flexible Mode)
TCK, TDI, TDO are flexible and
may be used as I/Os.
Use a pull-up resistor of 10 kΩ
on TMS.
Table 1-5 on page 1-8
Table
1-2. In the
v3.2
Development Tool Support
The SX family of FPGAs is fully supported by both the
Actel Libero
Designer FPGA Development software. Actel Libero IDE
is a design management environment, seamlessly
integrating design tools while guiding the user through
the design flow, managing all design and log files, and
passing necessary design data among tools. Libero IDE
allows users to integrate both schematic and HDL
synthesis into a single flow and verify the entire design
in a single environment. Libero IDE includes Synplify
Actel from Synplicity
Mentor Graphics
Mentor
SynaptiCAD™, and Designer software from Actel. Refer
to the
website) for more information.
Actel Designer software is a place-and-route tool and
provides a comprehensive suite of backend support tools
for FPGA development. The Designer software includes
timing-driven
integrated static timing analyzer and constraints editor.
With the Designer software, a user can select and lock
package pins while only minimally impacting the results
of place-and-route. Additionally, the back-annotation
flow is compatible with all the major simulators, and the
simulation results can be cross-probed with Silicon
Explorer II, Actel integrated verification and logic
analysis tool. Another tool included in the Designer
software is the SmartGen core generator, which easily
creates popular and commonly used logic functions for
implementation into your schematic or HDL design. Actel
Designer software is compatible with the most popular
FPGA design entry and verification tools from companies
such as Mentor Graphics, Synplicity, Synopsys
Cadence
available for both the Windows
systems.
Probe Circuit Control Pins
The Silicon Explorer II tool uses the boundary scan ports
(TDI, TCK, TMS, and TDO) to select the desired nets for
verification. The selected internal nets are assigned to
the PRA/PRB pins for observation.
illustrates the interconnection between Silicon Explorer II
and the FPGA to perform in-circuit verification.
Design Considerations
The TDI, TCK, TDO, PRA, and PRB pins should not be used
as input or bidirectional ports. Because these pins are
active during probing, critical signals input through
these pins are not available while probing. In addition,
the Security Fuse should not be programmed because
doing so disables the Probe Circuitry.
Libero IDE flow diagram
®
Design Systems. The Designer software is
Graphics,
®
Integrated Design Environment (IDE) and
place-and-route,
®
, ModelSim
®
, ViewDraw
WaveFormer
®
®
Figure 1-8 on page 1-7
(located on the Actel
HDL Simulator from
and UNIX
and
®
for Actel from
Lite™
a
®
world-class
operating
®
, and
®
from
for

Related parts for SMAX-624CG-ACTEL