AD7707BR Analog Devices Inc, AD7707BR Datasheet - Page 28

• Manufacturer Part Number: AD7707BR
• Description: A/D Converter (A-D) IC
• Manufacturer: Analog Devices Inc

Specifications of AD7707BR

• Peak Reflow Compatible (260 C): No
• No. Of Bits: 16 Bit
• Leaded Process Compatible: No
• Mounting Type: Surface Mount
• Features: 3V/5V, 1mW, 2?Channel, 16?Bit
• Package / Case: 20-SOIC
• Rohs Status: RoHS non-compliant
• Number Of Bits: 16
• Sampling Rate (per Second): 500
• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Converters: 1
• Power Dissipation (max): 1mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

AD7707
DIGITAL FILTERING
The AD7707 contains an on-chip low-pass digital filter that
processes the output of the part’s Σ-Δ modulator. Therefore, the
part not only provides the analog-to-digital conversion function
but also provides a level of filtering. There are a number of system
differences when the filtering function is provided in the digital
domain rather than the analog domain and the user should be
aware of these.
First, because digital filtering occurs after the ADC process, it
can remove noise injected during the conversion process. Analog
filtering cannot do this. Also, the digital filter can be made
programmable far more readily than an analog filter. Depending
on the digital filter design, this gives the user the capability of
programming cutoff frequency and output update rate.
On the other hand, analog filtering can remove noise superim-
posed on the analog signal before it reaches the ADC. Digital
filtering cannot do this and noise peaks riding on signals near
full scale have the potential to saturate the analog modulator
and digital filter, even though the average value of the signal is
within limits. To alleviate this problem, the AD7707 has over-
range headroom built into the Σ-Δ modulator and digital filter,
which allows overrange excursions of 5% above the analog
input range. If noise signals are larger than this, consideration
should be given to analog input filtering, or to reducing the input
channel voltage so that its full scale is half that of the analog input
channel full scale. This provides an overrange capability greater
than 100% at the expense of reducing the dynamic range by one
bit (50%).
In addition, the digital filter does not provide any rejection at
integer multiples of the digital filter’s sample frequency. However,
the input sampling on the part provides attenuation at multiples
of the digital filter’s sampling frequency so that the unattenuated
bands actually occur around multiples of the sampling frequency, f
(as defined in Table 27). Thus, the unattenuated bands occur at
n × f
frequency bands of ±f
the digital filter) where noise passes unattenuated to the output.
FILTER CHARACTERISTICS
The AD7707’s digital filter is a low-pass filter with a (sinx/x)
response (also called sinc
is described in the z domain by:
and in the frequency domain by:
where N is the ratio of the modulator rate to the output rate.
S
H
H
(where n = 1, 2, 3…). At these frequencies, there are
(
(
z
f
)
)
=
−
N
1
N
1
×
×
1
1
SIN
−
−
SIN
Z
3 dB
Z
(
N
−
−
N
1
width (f
3
(
). The transfer function for this filter
×
π
3
π
×
×
f
/
f
3 dB
f
/
S
f
S
is the cutoff frequency of
)
3
3
Rev. B | Page 28 of 52
S
Phase response:
Figure 16 shows the filter frequency response for a cutoff
frequency of 2.62 Hz, which corresponds to a first filter notch
frequency of 10 Hz. The plot is shown from dc to 65 Hz. This
response is repeated at either side of the digital filter’s sample
frequency and at either side of multiples of the filter’s sample
frequency.
The response of the filter is similar to that of an averaging filter,
but with a sharper roll-off. The output rate for the digital filter
corresponds with the positioning of the first notch of the filter’s
frequency response. Thus, for the plot of Figure 16 where the
output rate is 10 Hz, the first notch of the filter is at 10 Hz. The
notches of this (sinx/x)
first notch. The filter provides attenuation of better than 100 dB
at these notches.
Simultaneous 50 Hz and 60 Hz rejection is obtained by placing
the first notch at 10 Hz. Operating with an update rate of 10 Hz
places notches at both 50 Hz and 60 Hz giving better than 100 dB
rejection at these frequencies.
The cutoff frequency of the digital filter is determined by the value
loaded to Bit FS0 to Bit FS2 in the clock register. Programming
a different cutoff frequency via FS0, FS1, and FS2 does not alter
the profile of the filter response; it changes the frequency of the
notches. The output update of the part and the frequency of the
first notch correspond.
Because the AD7707 contains this on-chip, low-pass filtering, a
settling time is associated with step function inputs and data on
the output will be invalid after a step change until the settling
time has elapsed. The settling time depends upon the output rate
chosen for the filter. The settling time of the filter to a full-scale
step input can be up to four times the output data period. For a
synchronized step input (using the FSYNC function), the settling
time is three times the output data period.
∠
–100
–120
–140
–160
–180
–200
–220
–240
H
–20
–40
–60
–80
0
=
0
−
Figure 16. Frequency Response of AD7707 Filter
3
π
(
10
N
−
) 2
3
20
filter are repeated at multiples of the
×
f
FREQUENCY (Hz)
/
f
S
30
Rad
40
50
60