ADC0808S250/DB NXP Semiconductors, ADC0808S250/DB Datasheet - Page 5

no-image

ADC0808S250/DB

Manufacturer Part Number
ADC0808S250/DB
Description
ADC0808S250 Demo Board
Manufacturer
NXP Semiconductors
Series
-r
Datasheets

Specifications of ADC0808S250/DB

Design Resources
ADC0808S Demo Brd PCB Files
Number Of Adc's
1
Number Of Bits
8
Sampling Rate (per Second)
250M
Data Interface
Parallel
Input Range
2 Vpp
Power (typ) @ Conditions
-
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
ADC0808S250
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
NXP Semiconductors
7. Functional description
ADC0808S125_ADC0808S250_3
Product data sheet
7.1 CMOS/LVDS clock input
Table 3.
The circuit has two clock inputs CLK+ and CLK , with two modes of operation:
Type
I
O
I(CMOS)
O(CMOS)
P
G
Fig 3. LVDS clock input
Fig 4. CMOS clock input
LVDS mode: CLK+ and CLK inputs are at differential LVDS levels. An external
resistor of between 80
1.8 V CMOS mode: CLK+ input is at 1.8 V CMOS level and sampling is done on the
rising edge of the clock input signal. In this case pin CLK must be grounded;
see
Figure
Pin type description
4.
V
Description
input
output
1.8 V CMOS level input
1.8 V CMOS level output
power supply
ground
O(dif)
Rev. 03 — 24 February 2009
DRIVER
LVDS
and 120
DRIVER
CMOS
V
gpd
is required; see
Single 8-bit ADC, up to 125 MHz or 250 MHz
CLK+
CLK
RECEIVER
undefined state
001aai272
ADC0808S125/250
CLK+
CLK
Figure
maximum V
minimum V
3.
001aah720
idth
idth
© NXP B.V. 2009. All rights reserved.
5 of 23

Related parts for ADC0808S250/DB