ADUC7032BSTZ-8L-RL Analog Devices Inc, ADUC7032BSTZ-8L-RL Datasheet - Page 18
![IC,Battery Management,QFP,48PIN,PLASTIC](/photos/6/59/65923/505-48-lqfp_sml.jpg)
ADUC7032BSTZ-8L-RL
Manufacturer Part Number
ADUC7032BSTZ-8L-RL
Description
IC,Battery Management,QFP,48PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.EVAL-ADUC7032QSPZ.pdf
(116 pages)
Specifications of ADUC7032BSTZ-8L-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
POR, PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Compliant
ADuC7032-8L
TERMINOLOGY
Conversion Rate
The conversion rate specifies the rate at which an output result
is available from the ADC, once the ADC has settled.
The Σ-Δ conversion techniques used on this part mean that
while the ADC front-end signal is oversampled at a relatively high
sample rate, a subsequent digital filter is employed to decimate
the output to give a valid 16-bit data conversion result at output
rates from 1 Hz to 8 kHz.
Note that when software switches from one input to another
(on the same ADC), the digital filter must first be cleared and
then allowed to average a new result. Depending on the configu-
ration of the ADC and the type of filter, this can take multiple
conversion cycles.
Integral Nonlinearity (INL)
Integral nonlinearity is the maximum deviation of any code from a
straight line passing through the endpoints of the transfer function.
The endpoints of the transfer function are zero scale, a point
0.5 LSB below the first code transition; and full scale, a point
0.5 LSB above the last code transition (111 . . . 110 to 111 . . . 111).
The error is expressed as a percentage of full scale.
No Missing Codes
No missing codes is a measure of the differential nonlinearity
of the ADC. The error is expressed in bits and specifies the
number of codes (ADC results) as 2
codes, guaranteed to occur through the full ADC input range.
Offset Error
Offset error is the deviation of the first code transition ADC
input voltage from the ideal first code transition.
Offset Error Drift
Offset error drift is the variation in absolute offset error with
respect to temperature. This error is expressed as LSBs per °C.
Gain Error
Gain error is a measure of the span error of the ADC. It is a
measure of the difference between the measured span and the
ideal span between any two points in the transfer function.
N
bits, where N = no missing
Rev.0 | Page 18 of 116
Output Noise
Output noise is the standard deviation (or 1 × Σ) of ADC output
codes distribution collected when the ADC input voltage is
at a dc voltage. It is expressed as micro root mean square (μ rms).
The output or rms noise can be used to calculate the effective
resolution of the ADC, as defined by the following equation:
The peak-to-peak noise is defined as the deviation of codes that
fall within 6.6 × Σ of the distribution of ADC output codes
collected when the ADC input voltage is at dc. The peak-to-
peak noise is, therefore, calculated as 6.6 × the rms noise.
The peak-to-peak noise can be used to calculate the ADC
(noise free, code) resolution for which there is no code flicker
within a 6.6 sigma limit, as defined by the following equation:
Table 8. Data Sheet Acronyms
Acronym
ADC
ARM
ECU
JTAG
LDO
LIN
LSB
LVF
MAC
MCU
MMR
MSB
PID
PLL
POR
PSM
rms
Effective Resolution = log
Noise Free Code Resolution = log
Peak-to-Peak Noise) bits
Definition
analog-to-digital converter
advanced RISC machine
electronic control unit
joint test action group
low dropout
local interconnect network
least significant byte/bit
low voltage flag
multiplication accumulation
microcontroller
memory mapped register
most significant byte/bit
protected identifier
phase-locked loop
power-on reset
power supply monitor
root mean square
2
(Full-Scale Range/rms Noise) bits
2
(Full-Scale Range/