CY8C3245AXI-158 Cypress Semiconductor Corp, CY8C3245AXI-158 Datasheet - Page 96

no-image

CY8C3245AXI-158

Manufacturer Part Number
CY8C3245AXI-158
Description
CY8C3245AXI-158
Manufacturer
Cypress Semiconductor Corp
Series
PSOC™ 3 CY8C32xxr

Specifications of CY8C3245AXI-158

Core Processor
8051
Core Size
8-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, LIN, SPI, UART/USART
Peripherals
CapSense, DMA, POR, PWM, WDT
Number Of I /o
62
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.71 V ~ 5.5 V
Data Converters
A/D 2x12b, D/A 1x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Technology
CMOS
Processing Unit
Microcontroller
Operating Supply Voltage (min)
1.8V
Operating Supply Voltage (typ)
2.5/3.3/5V
Operating Supply Voltage (max)
5.5V
Package Type
TQFP
Screening Level
Industrial
Pin Count
100
Mounting
Surface Mount
Rad Hardened
No
Processor Series
CY8C32
Core
8051
Data Bus Width
32 bit
Data Ram Size
4 KB
Interface Type
I2C, SPI, UART, USB
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
70
Number Of Timers
4
Operating Supply Voltage
1.71 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Controller Family/series
(8051) PSOC 3
No. Of I/o's
62
Eeprom Memory Size
1KB
Ram Memory Size
4KB
Cpu Speed
50MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY8C3245AXI-158
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY8C3245AXI-158
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY8C3245AXI-158
Quantity:
4
11.4.5 External Memory Interface
Table 11-52. Asynchronous Read Cycle Specifications
Document Number: 001-56955 Rev. *J
Note
T
Tcel
Taddrv
Taddrh
Toel
Tdoesu
Tdoeh
Parameter
42. Limited by GPIO output frequency, see
EM_ Addr
EM_ WEn
EM_ Data
EM_ CEn
EM_ OEn
EMIF clock period
EM_CEn low time
EM_CEn low to EM_Addr valid
Address hold time after EM_Wen high
EM_OEn low time
Data to EM_OEn high setup time
Data hold time after EM_OEn high
Description
[42]
Taddrv
Table 11-10
Figure 11-51. Asynchronous Read Cycle Timing
on page 72.
Tcel
Vdda ≥ 3.3 V
Toel
Address
Tdoesu
Conditions
Data
PSoC
2T – 5
2T – 5
T + 15
30.3
Min
Tdoeh
T
3
®
3: CY8C32 Family
Typ
Taddrh
2T + 5
Data Sheet
2T+ 5
Max
5
Page 96 of 119
Units
nS
nS
nS
nS
nS
nS
nS
[+] Feedback

Related parts for CY8C3245AXI-158