EP3C16F484I7N Altera, EP3C16F484I7N Datasheet - Page 44

Cyclone III

EP3C16F484I7N

Manufacturer Part Number
EP3C16F484I7N
Description
Cyclone III
Manufacturer
Altera
Datasheet

Specifications of EP3C16F484I7N

Family Name
Cyclone III
Number Of Logic Blocks/elements
15408
# I/os (max)
346
Frequency (max)
437.5MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
15408
Ram Bits
516096
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F484I7N
Manufacturer:
ALTERA
Quantity:
4 000
Part Number:
EP3C16F484I7N
Manufacturer:
ALTERA41
Quantity:
60
Part Number:
EP3C16F484I7N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP3C16F484I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C16F484I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP3C16F484I7N
Quantity:
40
3–8
Memory Modes
Single-Port Mode
Cyclone III Device Handbook, Volume 1
f
1
1
You can selectively enable asynchronous clears per logical memory using the
Quartus II RAM MegaWizard
For more information, refer to the
There are three ways to reset registers in the M9K blocks:
Cyclone III device family M9K memory blocks allow you to implement
fully-synchronous SRAM memory in multiple modes of operation. Cyclone III device
family M9K memory blocks do not support asynchronous (unregistered) memory
inputs.
M9K memory blocks support the following modes:
Violating the setup or hold time on the M9K memory block input registers may
corrupt memory contents. This applies to both read and write operations.
Single-port mode supports non-simultaneous read and write operations from a single
address.
device family M9K memory blocks.
Figure 3–7. Single-Port Memory
Notes to
(1) You can implement two single-port memory blocks in a single M9K block.
(2) For more information, refer to
Power up the device
Use the aclr signal for output register only
Assert the device-wide reset signal using the DEV_CLRn option
Single-port
Simple dual-port
True dual-port
Shift-register
ROM
FIFO
Figure
Figure 3–7
3–7:
shows the single-port memory configuration for Cyclone III
“Packed Mode Support” on page
data[ ]
address[ ]
wren
byteena[]
addressstall
inclocken
rden
aclr
inclock
(Note
Plug-In Manager.
RAM Megafunction User
1),
(2)
Chapter 3: Memory Blocks in the Cyclone III Device Family
3–5.
outclocken
outclock
q[]
© December 2009 Altera Corporation
Guide.
Memory Modes

Related parts for EP3C16F484I7N