EP4CGX75DF27C7N Altera, EP4CGX75DF27C7N Datasheet - Page 337
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP4CGX75DF27C7N
Manufacturer Part Number
EP4CGX75DF27C7N
Description
Cyclone IV GX
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX75DF27C7N
Number Of Logic Elements/cells
73920
Number Of Labs/clbs
4620
Total Ram Bits
4257792
Number Of I /o
310
Number Of Gates
-
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
*
Operating Temperature
0°C ~ 85°C
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CGX75DF27C7N
Manufacturer:
SONGCHUAN
Quantity:
1 000
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 337 of 478
- Download datasheet (13Mb)
Chapter 1: Cyclone IV Transceivers Architecture
Transceiver Functional Modes
Figure 1–57. Example of Reset Condition in GIGE Mode
© December 2010 Altera Corporation
tx_digitalreset
tx_dataout
clock
K28.5
Running Disparity Preservation with Idle Ordered Set
During idle ordered sets transmission in GIGE mode, the transmitter ensures a
negative running disparity at the end of an idle ordered set. Any /Dx.y/, except for
/D21.5/ (part of /C1/ ordered set) or /D2.2/ (part of /C2/ ordered set) following a
/K28.5/ is automatically replaced with either of the following:
■
■
Lane Synchronization
In GIGE mode, the word aligner is configured in automatic synchronization state
machine mode that complies with the IEEE P802.3ae standard. A synchronization
ordered set is a /K28.5/ code group followed by an odd number of valid /Dx.y/ code
groups.
implements the GbE-compliant synchronization.
Table 1–19. Synchronization State Machine Parameters
Clock Frequency Compensation
In GIGE mode, the rate match FIFO compensates up to ±100 PPM (200 PPM total)
difference between the upstream transmitter and the local receiver reference clock.
The GIGE protocol requires the transmitter to send idle ordered sets /I1/
(/K28.5/D5.6/) and /I2/ (/K28.5/D16.2/) during inter-packet gaps, adhering to the
rules listed in the IEEE 802.3 specification.
The rate match operation begins after the synchronization state machine in the word
aligner indicates synchronization has been acquired by driving the rx_syncstatus
signal high. The rate match FIFO deletes or inserts both symbols of the /I2/ ordered
sets (/K28.5/ and /D16.2/) to prevent the rate match FIFO from overflowing or
underflowing. It can insert or delete as many /I2/ ordered sets as necessary to
perform the rate match operation.
Number of valid synchronization ordered sets received to achieve
synchronization
Number of erroneous code groups received to lose synchronization
Number of continuous good code groups received to reduce the error count by
one
Note to
(1) The word aligner supports 7-bit and 10-bit pattern lengths in GIGE mode.
xxx
A /D5.6/ (/I1/ ordered set) if the running disparity before /K28.5/ is positive
A /D16.2/ (/I2/ ordered set) if the running disparity before /K28.5/ is negative
Table
Table 1–19
K28.5
1–19:
K28.5
lists the synchronization state machine parameters that
n
K28.5
n + 1
Dx.y
Parameter
n + 2
Dx.y
n + 3
K28.5
n + 4
Dx.y
(Note 1)
K28.5
Cyclone IV Device Handbook, Volume 2
Dx.y
K28.5
Dx.y
Value
3
4
4
1–57
Related parts for EP4CGX75DF27C7N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: