ADAU1961WBCPZ Analog Devices Inc, ADAU1961WBCPZ Datasheet - Page 54

• Manufacturer Part Number: ADAU1961WBCPZ
• Description: IC STEREO AUD CODEC LP 32LFCSP
• Manufacturer: Analog Devices Inc
• Type: Audio Codecr

Specifications of ADAU1961WBCPZ

• Data Interface: Serial
• Resolution (bits): 24 b
• Number Of Adcs / Dacs: 2 / 2
• Sigma Delta: No
• S/n Ratio, Adcs / Dacs (db) Typ: 99 / 101
• Dynamic Range, Adcs / Dacs (db) Typ: 99 / 101
• Voltage - Supply, Analog: 2.97 V ~ 3.63 V
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 32-VFQFN, CSP Exposed Pad
• Audio Codec Type: Stereo
• No. Of Adcs: 2
• No. Of Dacs: 2
• No. Of Input Channels: 2
• No. Of Output Channels: 2
• Adc / Dac Resolution: 24bit
• Adcs / Dacs Signal To Noise Ratio: 101dB
• Sampling Rate: 96kSPS
• No. Of: RoHS Compliant
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADAU1961
R14: ALC Control 3, 16,404 (0x4014)
Bit 7
Table 39. ALC Control 3 Register
Bits
[7:6]
5
[4:0]
R15: Serial Port Control 0, 16,405 (0x4015)
Bit 7
DITHEN
Table 40. Serial Port Control 0 Register
Bits
7
5
4
3
[2:1]
0
Bit Name
DITHEN
LRMOD
BPOL
LRPOL
CHPF[1:0]
MS
Bit Name
NGTYP[1:0]
NGEN
NGTHR[4:0]
NGTYP[1:0]
Bit 6
Bit 6
Reserved
Description
Dither enable is applicable only for 16-bit data width modes.
0 = disabled (default).
1 = enabled.
LRCLK mode sets the LRCLK for either a 50% duty cycle or a pulse. The pulse mode should be at least 1 BCLK wide.
0 = 50% duty cycle (default).
1 = pulse mode.
BCLK polarity sets the BCLK edge that triggers a change in audio data. This can be set for the falling or rising
edge of the BCLK.
0 = falling edge (default).
1 = rising edge.
LRCLK polarity sets the LRCLK edge that triggers the beginning of the left channel audio frame. This can be set
for the falling or rising edge of the LRCLK.
0 = falling edge (default).
1 = rising edge.
Channels per frame sets the number of channels per LRCLK frame.
Setting
00
01
10
11
Serial data port bus mode. Both LRCLK and BCLK are master of the serial port when set in master mode and are
serial port slave in slave mode.
0 = slave mode (default).
1 = master mode.
Description
Noise gate type. When the input signal falls below the threshold for 250 ms, the noise gate can hold a constant
PGA gain, mute the ADC output, fade the PGA gain to the minimum gain value, or fade then mute.
Setting
00
01
10
11
Noise gate enable.
0 = disabled (default).
1 = enabled.
Noise gate threshold. When the input signal falls below the threshold for 250 ms, the noise gate is activated.
A 1 LSB increase corresponds to a −1.5 dB change. See Table 70 for a complete list of the threshold settings.
Setting
00000
00001
…
11110
11111
Bit 5
NGEN
Bit 5
LRMOD
Bit 4
Bit 4
BPOL
Noise Gate
Hold PGA constant (default)
Mute ADC output (digital mute)
Fade to PGA minimum value (analog fade)
Fade then mute (analog fade/digital mute)
Threshold
−76.5 dB (default)
−75 dB
…
−31.5 dB
−30 dB
Channels per LRCLK Frame
Stereo (default)
TDM 4
Reserved
Reserved
Rev. 0 | Page 54 of 76
Bit 3
Bit 3
LRPOL
Bit 2
Bit 2
NGTHR[4:0]
CHPF[1:0]
Bit 1
Bit 1
Bit 0
Bit 0
MS