DS3102GN Maxim Integrated Products, DS3102GN Datasheet - Page 59
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS3102GN
Manufacturer Part Number
DS3102GN
Description
Timers & Support Products Stratum 3 Timing Car d IC SEC-EEC Timing
Manufacturer
Maxim Integrated Products
Datasheet
1.DS3102GN.pdf
(142 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS3102GN+
Manufacturer:
Microsemi Consumer Medical Product Group
Quantity:
10 000
Part Number:
DS3102GN+
Manufacturer:
DALLAS
Quantity:
20 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 7: Phase Alarm (PALARM). This real-time status bit indicates the state of the T0 DPLL phase-lock detector.
See Section 7.7.6. (Note: This is not the same as T0STATE = locked.)
Bit 6: Disable 180 (D180). When locking to a new reference, the T0 DPLL first tries nearest edge locking (180)
for the first two seconds. If unsuccessful it then tries full phase/frequency locking (360). Disabling the nearest
edge locking can reduce lock time by up to two seconds but may cause an unnecessary phase shift (up to 360)
when the new reference is close in frequency/phase to the old reference. See Section 7.7.5.
Bit 4: Resync Analog Dividers (RA). When this bit is set the analog output dividers are always synchronized to
ensure that low-frequency outputs are in sync with the higher frequency clock from the DPLL.
Bits 3, 1, and 0: Leave set to zero (test control).
Bit 2: 8kHz Edge Polarity (8KPOL). Specifies the input clock edge to lock to on the selected reference when it is
configured for LOCK8K mode. See Section 7.4.2.
19-4617; Rev 5; 8/10
____________________________________________________________________________________________ DS3102
0 = T0 DPLL phase-lock parameters are met (FLEN, CLEN, NALOL, FLLOL)
1 = T0 DPLL loss-of-phase lock
0 = Normal operation: try nearest edge locking then phase/frequency locking
1 = Phase/frequency locking only
0 = Synchronized for the first two seconds after power-up
1 = Always synchronized
0 = Falling edge
1 = Rising edge
PALARM
7
0
D180
6
0
TEST1
Test Register 1 (Not Normally Used)
03h
—
5
0
RA
4
1
3
0
0
8KPOL
2
1
1
0
0
59 of 142
0
0
0