DS26504LN Maxim Integrated Products, DS26504LN Datasheet - Page 25

no-image

DS26504LN

Manufacturer Part Number
DS26504LN
Description
Network Controller & Processor ICs T1-E1-J1-64kHz Compo 4kHz Composite Clock
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS26504LN

Product
Framer
Number Of Transceivers
1
Data Rate
44.736 Mbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
150 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Package / Case
LQFP-64

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26504LN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26504LN+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26504LNB2+
Manufacturer:
Maxim Integrated
Quantity:
10 000
6. HARDWARE CONTROLLER INTERFACE
In Hardware Controller mode, the parallel and serial port pins are reconfigured to provide direct access to
certain functions in the port. Only a subset of the device’s functionality is available in hardware mode.
Each register description throughout the data sheet indicates the functions that may be controlled in
hardware mode and several alarm indicators that are available in both hardware and processor mode.
Also indicated are the fixed states of the functions not controllable in hardware mode.
6.1 Transmit Clock Source
Refer to
CLOCK is selected by the TCSS0 and TCSS1 pins, as shown in
the same signal as select for TX CLOCK. If the user wants to slave the transmitter to the recovered
clock, then the RCLK pin must be tied to the TCLK pin externally.
Table 6-1. Transmit Clock Source
6.2 Internal Termination
In Hardware Controller mode, the internal termination is automatically set according to the receive or
transmit mode selected. It can be disabled via the TITD and RITD pins. If internal termination is enabled
in E1 mode, the E1TS pin is use to select 75Ω or 120Ω termination. The E1TS pin applies to both
transmit and receive.
Table 6-2. Internal Termination
TCSS1
PIN 31
TITD
PIN 5
RITD
PIN 6
PIN 9
E1TS
0
0
1
1
PIN
Figure
TCSS0
PIN 63
Transmit Internal Termination Disable. Disables the internal transmit termination.
The internal transmit termination value is dependent on the state of the TMODEx pins.
Receive Internal Termination Disable. Disables the internal receive termination. The
internal receive termination value is dependent on the state of the RMODEx pins.
E1 Termination Select. Selects 120Ω or 75Ω internal termination when one of the E1
modes is selected and internal termination is enabled. If E1 is selected for both transmit
and receive, then both terminations will be the same.
0
1
0
1
3-3. In Hardware Controller mode, the input to the TX PLL is always TCLK PIN. TX
0 = internal transmit termination enabled
1 = internal transmit termination disabled
0 = internal receive termination enabled
1 = internal receive termination disabled
0 = 75Ω
1 = 120Ω
The TCLK pin is the source of transmit clock.
The PLL_CLK is the source of transmit clock.
The scaled signal present at MCLK as the transmit
clock.
The signal present at RCLK is the transmit clock.
TRANSMIT CLOCK SOURCE
25 of 129
FUNCTION
Table
6-1. The PLL_OUT pin is always

Related parts for DS26504LN