LX128EV-32F208C Lattice, LX128EV-32F208C Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LX128EV-32F208C
Manufacturer Part Number
LX128EV-32F208C
Description
Analog & Digital Crosspoint ICs E-Series, 128 I/O Switch Matrix, 3.3V, 3.2ns
Manufacturer
Lattice
Datasheet
1.LX256EV-5FN484C.pdf
(75 pages)
Specifications of LX128EV-32F208C
Maximum Dual Supply Voltage
3.6 V
Minimum Dual Supply Voltage
3 V
Mounting Style
SMD/SMT
Number Of Arrays
1
Operating Supply Voltage
3.3 V
Supply Type
Triple
Configuration
128 x 128
Package / Case
FPBGA-208
Data Rate
21 Gbps
Input Level
Bus LVDS, LVCMOS, LVDS, LVPECL, LVTTL
Output Level
Bus LVDS, LVCMOS, LVDS, LVPECL, LVTTL
Maximum Operating Temperature
+ 90 C
Minimum Operating Temperature
0 C
Product
Digital Crosspoint
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LX128EV-32F208C
Manufacturer:
SHPA
Quantity:
1
Company:
Part Number:
LX128EV-32F208C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Figure 2. GDX Block
The output register of the MRB has a built-in bi-directional shift register capability. Each output register correspond-
ing to MRB “n”, receives data output from its two adjacent MRBs, MRB (n-1) and MRB (n+1), to provide shift regis-
ter capability. Like the output register, each input register of the MRB has built-in shift register capability. Each input
register can receive data from its two adjacent MRB input registers, to provide bi-directional shift register capability.
The chaining crosses GDX Block boundaries. The chain of input registers and the chain of output registers can be
combined as one shift register via the GRP.
GRP
32 bits
4 bits
4 bits
4 bits
4 bits
16 bits
16 bits
16 bits
4
4
4
Control
8
Select
8
8
8
MUX
8
2
2
2
8
8
8
8
2
2
2
2
GDX Block
Control Array
5
MRBs 12-15
MUX and Register
MUX and Register
MUX and Register
MUX and Register
MRBs 8-11
MRBs 4-7
Nibble 0
Nibble 1
Nibble 2
Nibble 3
Block (MRB)
Block (MRB)
Block (MRB)
Block (MRB)
0
1
2
3
ispGDX2 Family Data Sheet
sysIO Bank
OE
IN
OUT
OE
IN
OUT
OE
IN
OUT
OE
IN
OUT
OE
IN
OUT
OE
IN
OUT
OE
IN
OUT