82V3280EQG Integrated Device Technology (Idt), 82V3280EQG Datasheet - Page 79
![no-image](/images/manufacturer_photos/0/3/333/integrated_device_technology__idt__sml.jpg)
82V3280EQG
Manufacturer Part Number
82V3280EQG
Description
WAN PLL 100-Pin TQFP Tray
Manufacturer
Integrated Device Technology (Idt)
Datasheet
1.IDT82V3280DQG8.pdf
(171 pages)
Specifications of 82V3280EQG
Package
100TQFP
Operating Temperature
-40 to 85 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
82V3280EQG
Manufacturer:
IDT
Quantity:
20 000
- Current page: 79 of 171
- Download datasheet (2Mb)
7.2.3
IN1_CNFG - Input Clock 1 Configuration
IN2_CNFG - Input Clock 2 Configuration
Programming Information
IDT82V3280
Address: 14H
Type: Read / Write
Default Value: X0000000
Address: 15H
Type: Read / Write
Default Value: X0000000
5 - 4
3 - 0
Bit
5 - 4
3 - 0
7
6
Bit
7
6
7
7
-
-
INPUT CLOCK FREQUENCY & PRIORITY CONFIGURATION REGISTERS
BUCKET_SEL[1:0]
BUCKET_SEL[1:0]
IN_FREQ[3:0]
400HZ_SEL
IN_FREQ[3:0]
400HZ_SEL
Name
Name
400HZ_SEL
-
400HZ_SEL
-
6
6
Reserved.
This bit should be set to match the clock input on IN1:
0: 64 kHz + 8 kHz. (default)
1: 64 kHz + 8 kHz + 0.4 kHz.
These bits select one of the four groups of leaky bucket configuration registers for IN1:
00: Group 0; the addresses of the configuration registers are 31H ~ 34H. (default)
01: Group 1; the addresses of the configuration registers are 35H ~ 38H.
10: Group 2; the addresses of the configuration registers are 39H ~ 3CH.
11: Group 3; the addresses of the configuration registers are 3DH ~ 40H.
These bits set the DPLL required frequency for IN1:
0000: 8 kHz. (default)
0001 ~ 1111: Reserved.
Reserved.
This bit should be set to match the clock input on IN2:
0: 64 kHz + 8 kHz. (default)
1: 64 kHz + 8 kHz + 0.4 kHz.
These bits select one of the four groups of leaky bucket configuration registers for IN2:
00: Group 0; the addresses of the configuration registers are 31H ~ 34H. (default)
01: Group 1; the addresses of the configuration registers are 35H ~ 38H.
10: Group 2; the addresses of the configuration registers are 39H ~ 3CH.
11: Group 3; the addresses of the configuration registers are 3DH ~ 40H.
These bits set the DPLL required frequency for IN2:
0000: 8 kHz. (default)
0001 ~ 1111: Reserved.
BUCKET_SEL1
BUCKET_SEL1
5
5
BUCKET_SEL0
BUCKET_SEL0
4
4
79
IN_FREQ3
IN_FREQ3
3
3
Description
Description
IN_FREQ2
IN_FREQ2
2
2
IN_FREQ1
IN_FREQ1
1
1
December 9, 2008
IN_FREQ0
IN_FREQ0
0
0
WAN PLL
Related parts for 82V3280EQG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IDT%4841CP](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__tmb.jpg)
Part Number:
Description:
High-performance CMOS bus interface latches
Manufacturer:
Integrated Device Technology, Inc.
![IDT71024S17Y](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__tmb.jpg)
Part Number:
Description:
CMOS static RAM 1 meg (128K x 8-bit)
Manufacturer:
Integrated Device Technology, Inc.
Datasheet:
![IDT71V016S20YI](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__tmb.jpg)
Part Number:
Description:
IDT71V016S20YI3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)
Manufacturer:
Integrated Device Technology, Inc.
Datasheet: