M25P40-VMP6GB NUMONYX, M25P40-VMP6GB Datasheet - Page 23

• Manufacturer Part Number: M25P40-VMP6GB
• Description: Flash Mem Serial-SPI 2.5V/3.3V 4M-Bit 512K x 8 8ns 8-Pin VFQFPN EP Tray
• Manufacturer: NUMONYX

Specifications of M25P40-VMP6GB

• Package: 8VFQFPN EP
• Cell Type: NOR
• Density: 4 Mb
• Architecture: Sectored
• Block Organization: Symmetrical
• Typical Operating Supply Voltage: 2.5|3.3 V
• Sector Size: 64KByte x 8
• Timing Type: Synchronous
• Operating Temperature: -40 to 85 °C
• Interface Type: Serial-SPI

6.4.3
6.4.4
BP2, BP1, BP0 bits
The Block Protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to
be software protected against Program and Erase instructions. These bits are written with
the Write Status Register (WRSR) instruction. When one or more of the Block Protect (BP2,
BP1, BP0) bits is set to 1, the relevant memory area (as defined in
protected against Page Program (PP) and Sector Erase (SE) instructions. The Block Protect
(BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not
been set. The Bulk Erase (BE) instruction is executed if, and only if, all Block Protect (BP2,
BP1, BP0) bits are 0.
SRWD bit
The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write
Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W)
signal allow the device to be put in the Hardware Protected mode (when the Status Register
Write Disable (SRWD) bit is set to 1, and Write Protect (W) is driven Low). In this mode, the
non-volatile bits of the Status Register (SRWD, BP2, BP1, BP0) become read-only bits and
the Write Status Register (WRSR) instruction is no longer accepted for execution.
Figure 10. Read Status Register (RDSR) instruction sequence and data-out
S
C
D
Q
sequence
0
High Impedance
1
2
Instruction
3
4
5
6
7
MSB
7
8
6
Status Register Out
9 10 11 12 13 14 15
5
4
3
2
1
0
MSB
7
6
Status Register Out
5
Table
4
3
2) becomes
2
1
0
7
AI02031E
23/61