ZY8140G-R1 POWER ONE, ZY8140G-R1 Datasheet
ZY8140G-R1
Specifications of ZY8140G-R1
Related parts for ZY8140G-R1
ZY8140G-R1 Summary of contents
Page 1
Applications Low voltage, high density systems with Intermediate Bus Architectures (IBA) Point-of-load regulators for high performance DSP, FPGA, ASIC, and microprocessors Desktops, servers, and portable computing Broadband, networking, optical, and communications systems Benefits Integrates digital ...
Page 2
... Packaging option is used only for ordering and not included in the part number printed on the POL converter label. 3 Z-One evaluation board is available in only one configuration: ZM7300-KIT-HKS. Example: ZY8140G-R1: A 30-piece tray of RoHS compliant POL converters. Each POL converter is labeled ZY8140G. 2. Absolute Maximum Ratings Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long- term reliability, and cause permanent damage to the converter ...
Page 3
Electrical Specifications Specifications apply at the input voltage from 8V to 14V, output load from 0 to 40A, ambient temperature from 0°C to 70°C, 110F ceramic output capacitance, and default performance parameters settings unless otherwise noted. 4.1 Input Specifications ...
Page 4
Figure 1. Output Voltage as a Function of Input Voltage 4.3 Protection Specifications Parameter Type Threshold Threshold Accuracy Type Threshold Programmable in 10% steps Threshold Accuracy From instant when threshold is exceeded until Delay the turn-off command is generated ZD-01977 ...
Page 5
Type Threshold Threshold Accuracy From instant when threshold is exceeded until Delay the turn-off command is generated Type Turn Off Threshold Temperature is decreasing after the module was Turn On Threshold Threshold Accuracy From instant when the controller junction Delay ...
Page 6
Feature Specifications Parameter Type Current Share Accuracy Interleave (Phase Shift) Turn ON Delay Turn OFF Delay Turn ON Slew Rate Turn OFF Slew Rate Load Regulation Zero1 (Effects phase lead and increases gain in mid-band) Zero 2 (Effects phase ...
Page 7
Signal Specifications Parameter VDD ViL_sd ViH_sd Vhyst_sd Hysteresis of input Schmitt trigger VoL LOW level sink current @ 0.5V Tr_sd Maximum allowed rise time 10/90%VDD Cnode_sd Ipu_sd Pull-up current source at Vsd=0V Freq_sd Clock frequency of external SD line ...
Page 8
Typical Performance Characteristics 5.1 Efficiency Curves Vo=0.75V Vo=1.0V Vo=1.2V Vo=1.8V Vo=2.5V Vo=3. Output Current, A Figure 2. Efficiency vs. Load. Vin=9.6V, Fsw=500kHz Vo=0.75V Vo=1.0V Vo=1.8V Vo=2. ...
Page 9
Vo=1.0V 86 Vo=2. 500 750 Switching Frequency, kHz Figure 6. Efficiency vs. Switching Frequency. Vin=12V, Iout=40A 5.2 Turn-On Characteristics Figure 7. Tracking Turn-On. Rising Slew Rate is Programmed at 0.5V/ms. Vin=12V, Ch1 – ...
Page 10
Figure 10. Turn On into Prebiased Load. V1 and V2 are Prebiased by V3 via a Diode. Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3 5.3 Turn-Off Characteristics Figure 11. Tracking Turn-Off. Falling Slew Rate is Programmed at ...
Page 11
Thermal Derating Curves LFM 100 LFM (0.5 m/s) 200 LFM (1 m/s) 20 300 LFM (1.5 m/s) 400 LFM (2 m/s) 500 LFM (2.5 m/ Figure 14. Thermal Derating Curves. Vin=12V, Vout=3.3V, ...
Page 12
Typical Application Figure 16. Block Diagram of Typical Multiple Output Application with Digital Power Manager and I The schematic of a typical application of ZY8140 point-of-load converters (POL) is shown in Figure 16. The system includes a ZM7300 series ...
Page 13
Pin Assignments and Description Pin Pin Pin Buffer Name Number Type Type I/O PU PGOOD 11 I I/O PU ADDR4 ADDR3 ADDR2 9 I ...
Page 14
Programmable Features Performance parameters of ZY8140 POL converters can be programmed via the industry standard I communication bus without components or rewiring PCB parameter has a default value stored in the volatile memory registers detailed in Table 1. registers ...
Page 15
Output Voltage Setpoint The output voltage programming range is from 0.5V to 3.65V. To improve the resolution of the output voltage settings, the voltage range is divided into sub-ranges as shown in Table 2. Table 2. Output Voltage Adjustment ...
Page 16
Figure 21. Transient Response with Optimal Voltage Positioning 8.2 Sequencing and Tracking Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the GUI Sequencing/Tracking window shown in Figure directly via ...
Page 17
If the falling slew rate control is not utilized, the turn- off delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output ...
Page 18
R/W-0 R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 LR2 LR1 LR0 TCE CLS2 CLS3 Bit 7 Bit 7:5 LR[2:0], Load regulation configuration 000: 0 V/A/Ohm 001: 0.39 V/A/Ohm 010: 0.78 V/A/Ohm 011: 1.18 V/A/Ohm 100: 1.57 V/A/Ohm 101: 1.96 V/A/Ohm 110: 2.35 ...
Page 19
All protections can be classified into three groups based on their effect on system operation: warnings, faults, and errors. 8.3.1 Warnings This group includes Overtemperature Warning and Power Good Signal. The warnings do not turn off POLs but rather generate ...
Page 20
Tracking Protection Tracking protection is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple rails being tracked does not exceed 250mV. This protection eliminates the ...
Page 21
Grouping of POLs Z-Series POLs can be arranged in several groups to simplify fault management. A group of POLs is defined as a number of POLs with interconnected OK pins. A group can include from POLs. ...
Page 22
The POL powering the output V1 (Ch3 in the picture) executes the regular turn-off. Since both V1 and V3 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms as shown ...
Page 23
PWM Parameters Z-Series POLs utilize the digital PWM controller. The controller enables users to program most of the PWM performance parameters, such as switching frequency, interleave, duty cycle, and feedback loop compensation. 8.4.1 Switching Frequency The switching frequency can ...
Page 24
Figure 40 shows the input voltage noise of the three- output system with programmed interleave. Instead of all three POLs switching at the same time as in the previous example, the POLs V1, V2, and V3 switch at 67.5°, 180°, ...
Page 25
The duty cycle limit can be programmed in the GUI PWM Controller window or directly via the I writing into the DCL register shown in Figure 43. R R/W - ...
Page 26
Current Share The POL converters are equipped with the digital current share function. To activate the current share, interconnect the CS pins of the POLs connected in parallel. The digital signal transmitted over the CS line sets output currents ...
Page 27
ZD-01977 Rev. 1.1, 01-Jul-10 ZY8140 40A DC-DC Intelligent POL 8V to 14V Input Figure 45. GUI System Configuration Window www.power-one.com 0.5V to 3.65V Output Data Sheet Page ...
Page 28
Safety The ZY8140 POL converters do not provide isolation from input to output. The input devices powering ZY8140 must provide relevant isolation requirements according to all IEC60950 based standards. Nevertheless, if the system using the converter needs to receive ...
Page 29
In order for the output of the ZY8140 POL converter to be considered as SELV (Safety Extra Low ZD-01977 Rev. 1.1, 01-Jul-10 ZY8140 40A DC-DC Intelligent POL 8V to 14V ...
Page 30
Mechanical Drawings Tolerances: Notes: 1. NUCLEAR AND MEDICAL APPLICATIONS - Power-One products are not designed, intended for use in, or authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems ...