CY7C924ADX-AC Cypress Semiconductor Corp, CY7C924ADX-AC Datasheet
CY7C924ADX-AC
Specifications of CY7C924ADX-AC
Available stocks
Related parts for CY7C924ADX-AC
CY7C924ADX-AC Summary of contents
Page 1
... Positive ECL (PECL) compatible differential transmission line drivers at a bit rate times the character rate. The receive section of the CY7C924ADX HOTLink accepts a serial bit stream from one of two PECL compatible differential line receivers and, using a completely integrated PLL Clock Synchronizer, recovers the timing information necessary for data reconstruction ...
Page 2
... CY7C924ADX Transceiver Logic Block Diagram TXDATA CONTROL TX STATUS 13 3 Output Register Input Register Flags Transmit FIFO MUX Transmit Formatter Pipeline Register Byte-Packer BIST LFSR 8B/10B Encoder MUX Serial Shifter LOOPBACK CONTROL DLB[1:0] LOOPTX 3 LOOPBACK OUTA CONTROL Document #: 38-02008 Rev. *E RXDATA TXCLK ...
Page 3
... TXRST* 16 VDD 17 TXEN* 18 RXHALF* 19 TXSC/D* 20 RXEMPTY* 21 TXDATA[0] 22 RXSOC/RXDATA[11] 23 RXMODE[1] 24 RXMODE[ Document #: 38-02008 Rev. *E TQFP Top View CY7C924ADX CY7C924ADX SPDSEL 74 RANGESEL 73 RFEN 72 TXFULL* 71 AM* 70 TXHALF* 69 RXEN* 68 TXCLK 67 RXRST* 66 VSS 65 RXSC/D* 64 VDD 63 VSS 62 VDD 61 RXDATA[0] 60 TXEMPTY* 59 RXDATA[ XSOC/TXDATA VSS 56 TXSVS/TXDATA[10] 55 VDD TXHALT*/TXDATA[9] ...
Page 4
... TXINT transitions from 1→0, a C3.0 (K28.3) special code is sent. These special codes force a similar signal transition on the RXINT output of an attached CY7C924ADX HOTLink Transceiver. When the Transmit FIFO is bypassed and the encoder is enabled (FIFOBYP* is LOW and ENCBYP* is HIGH), this input is ignored. ...
Page 5
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 20 TXSC/D* TTL input, sampled on TXCLK↑ or REFCLK↑, Internal Pull Up 18 TXEN* TTL input, sampled on TXCLK↑ or REFCLK↑, Internal Pull Up 9 TXSTOP* TTL input, sampled on TXCLK↑, Internal Pull Up ...
Page 6
... RXINT is set HIGH. When a C3.0 (K28.3) special code is received RXINT is set LOW. These special codes are generated in response to equiv- alent transitions on the TXINT input of an attached CY7C924ADX HOTLink transceiver. This signal is extracted before the Receive FIFO and (except for Receive Discard Policy 0) the associated command codes are not considered “ ...
Page 7
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 31 RXDATA[9] Bidirectional TTL, changes following RXCLK↑, or sampled by RXCLK↑ 29 RXRVS/ Bidirectional TTL, RXDATA[10] changes following RXCLK↑, or sampled by RXCLK↑, Internal Pull Up 23 RXSOC/ Bidirectional TTL, RXDATA[11] changes following RXCLK↑ ...
Page 8
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 69 RXEN* TTL input, sampled on RXCLK↑, Internal Pull Up 8 RXCLK Bidirectional TTL clock, Internal Pull-Up 10 RXFULL* 3-state TTL output, changes following RXCLK↑ 19 RXHALF* TTL output, changes following RXCLK↑ ...
Page 9
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 21 RXEMPTY* 3-state TTL output, changes following RXCLK↑ 67 RXRST* TTL input, sampled on RXCLK↑, Internal Pull Up 73 RFEN TTL input, asynchronous, Internal Pull Up 77 RXBISTEN* TTL input, asynchronous, Internal Pull Up ...
Page 10
... TXEN*. When configured for Cascade mode where the CY7C924ADX device is cascaded with external FIFOs (EXTFIFO is HIGH), TXEN, RXEN, the Full and Empty FIFO flags are active HIGH (the Half-full flag is always active LOW). ...
Page 11
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin Name I/O Characteristics Number 50 BYTE8/10* Static control input TTL levels Normally wired HIGH or LOW 52, 51 RESET*[1:0] TTL input, 1 TEST* TTL input, asynchronous. Normally wired HIGH Analog I/O and Control 89, 90, OUTA± PECL-compatible 81, 82 OUTB± ...
Page 12
... The CY7C924ADX offers a large feature set can be used in a wide range of host systems. Some of the configuration options are: • ...
Page 13
... Encoder Data from the host interface or Transmit FIFO is next passed to an encoder block. The CY7C924ADX contains an internal 8B/10B encoder that is used to improve the serial transport characteristics of the data. For systems that contain their own encoder or scrambler, this encoder may be bypassed. Serializer/Line Driver The data from the encoder is passed to a serializer ...
Page 14
... UTOPIA interface standards. To enable it, set EXTFIFO LOW. 2, captures the In UTOPIA timing, the TXEMPTY* and TXFULL* outputs and TXEN* input, are all active LOW signals. If the CY7C924ADX is addressed by AM “selected” when TXEN* is asserted LOW. Following selection, data is written into the Transmit FIFO on every clock TXCLK cycle where TXEN* remains LOW ...
Page 15
... The 111b character format sends serial addresses to attached receivers. These serial addresses allow a host to direct (the following) data to a specific destination or destinations, when the CY7C924ADX devices are connected in a ring or bus topology. The Serial Address marker may also be used to send packet ...
Page 16
... LFSR in the Receiver. The specific patterns generated are described in detail in the Cypress application note “HOTLink Built-In Self-Test.” The sequence generated by the CY7C924ADX is identical to that in the HOTLink CYP(V)15G0x0x, allowing the user to build interoperable systems when the devices are used at compatible serial signaling rates ...
Page 17
... ODIF also provides a character rate clock used by the Transmit Controller state machine. CURSET The clock multiplier PLL can accept a REFCLK input between 1. 8.33 MHz and 40 MHz, however, this clock range is limited by CY7C924ADX Data Connections TRANSMIT OUTA SHIFTER A/B* OUTB INB ...
Page 18
... CY7C924ADX as selected by the SPDSEL and RANGESEL inputs, and to a limited extent, by the BYTE8/10*, ENCBYP* and FIFOBYP* signals. shows the SPDSEL and RANGESEL for the case where the FIFOs and encoding are enabled. Table 5 plier factors and clocking ranges for various combinations of signals ...
Page 19
... TXINT is used to send one of two interrupt characters from the local transmitter to a remote receiver. While it also bypasses the Transmit FIFO, it does not directly stop data transmission. The Transmit Control State Machine responds to transitions on the TXINT input. When TXINT transitions from 0→1, a C0.0 CY7C924ADX Serial Data Rate Multiplier (MBd) Factor ...
Page 20
... RXCLK pin. Deserializer/Framer The CDR circuit extracts bits from the serial data stream and clocks these bits into the Shifter/Framer at the bit clock rate. When enabled, the Framer examines the data stream looking CY7C924ADX pk-pk) DIFF Page [+] Feedback ...
Page 21
... The protocol enhancements of the transmit path are mirrored in the receive path logic. The majority of these enhancements require that the Receive FIFO be enabled to allow the CY7C924ADX to manage the data stream. In addition to the standard 10B/8B decoding used for character reception and recovery, the CY7C924ADX also supports: • ...
Page 22
... When this serial address is received it may be passed to the Receive FIFO or discarded (see Address Matching For those modes where address matching is enabled, the CY7C924ADX’s ability to accept or discard data can be controlled by the remote transmitter. This is often useful in configurations with one or more data sources and multiple data destinations. ...
Page 23
... RXCLK operates at the same frequency as the internal character clock. Document #: 38-02008 Rev. *E CY7C924ADX Discard Policies When the Receive FIFO is enabled, the Receive Control State Machine has the ability to selectively discard specific characters from the data stream that are determined by the present configuration as being unnecessary ...
Page 24
... RXCLK. When the Receive FIFO is enabled (FIFOBYP* = H), the FIFO status flag outputs of this register are placed in a High-Z state when the CY7C924ADX is not addressed (AM* is sampled HIGH). The RXDATA bus output drivers are enabled when the device is selected by RXEN* ...
Page 25
... Figure 6. Serial Address Register Format and Access Address Register Content RXDATA[9] or [7] MSB Serial Address Register CY7C924ADX Undecoded 12-bit Character Stream LOW LOW [3] RXD[0] RXD[1] RXD[2] RXD[3] RXD[4] RXD[5] RXD[6] RXD[7] RXD[8] RXD[8] RXD[9] RXD[10] RXD[11] RXDATA[0] LSB Multicast Address write ...
Page 26
... Storage Temperature ................................. –65°C to +150°C Ambient Temperature with Power Applied............................................. –55°C to +125°C Supply Voltage to Ground Potential ............... –0.5V to +6.5V DC Voltage Applied to Outputs in High-Z State .......................................–0. CY7C924ADX DC Electrical Characteristics Parameter Description TTL Outputs V Output HIGH Voltage OHT ...
Page 27
... TTL AC Test Load 3.0V 3.0V 2.0V 2.0V V =1.5V th 0.8V 0.8V 0.0V ≤ (c) TTL Input Test Waveform CY7C924ADX Transmitter TTL Switching Characteristics, FIFO Enabled Parameter f TXCLK Clock Cycle Frequency With Transmit FIFO Enabled TS t TXCLK Period TXCLK t TXCLK HIGH Time TXCPWH t TXCLK LOW Time ...
Page 28
... CY7C924ADX Receiver TTL Switching Characteristics, FIFO Enabled Parameter f RXCLK Clock Cycle Frequency With Receive FIFO Enabled RIS t RXCLK Input Period RXCLKIP t RXCLK Input HIGH Time RXCPWH t RXCLK Input LOW Time RXCPWL [8] t RXCLK Input Rise Time RXCLKIR [8] t RXCLK Input Fall Time ...
Page 29
... CY7C924ADX Receiver TTL Switching Characteristics, FIFO Bypassed Parameter [12] f RXCLK Clock Output Frequency—100 to 200 MBaud ROS (RANGESEL is HIGH, ENCBYP* is HIGH or BYTE8/10* is HIGH) RXCLK Clock Output Frequency—50 to 100 MBaud (RANGESEL is LOW, ENCBYP* is HIGH or BYTE8/10* is HIGH) RXCLK Clock Output Frequency—100 to 200 MBaud ...
Page 30
... CY7C924ADX REFCLK Input Switching Characteristics Parameter Description f REFCLK Clock Frequency—50 to 100 MBaud, 10-bit REF mode, encoder bypass, REFCLK = 2x character rate REFCLK Clock Frequency—50 to 100 MBaud, 8-bit mode, REFCLK = 2x character rate f REFCLK Clock Frequency—50 to 100 MBaud, 10-bit REF mode, encoder bypass, REFCLK = 4x character rate REFCLK Clock Frequency— ...
Page 31
... CY7C924ADX HOTLink Transmitter Switching Waveforms Asynchronous (FIFO) Interface UTOPIA Timing Write Cycle t TXCLK TXDATA[11:0], TXSC/D* TXEN* TXFULL* TXHALF* TXEMPTY* Asynchronous (FIFO) Interface Output Enable Timing t TXCLK Note 24 TXEN* AM* TXRST* TXFULL* TXHALF* TXEMPTY* Notes 23. When writing data from a UTOPIA compliant interface (EXTFIFO = L), the write data is captured on the same clock cycle as the data. ...
Page 32
... CY7C924ADX HOTLink Transmitter Switching Waveforms Synchronous Interface Cascade Timing Write Cycle t REFH REFCLK , TXDATA[11:0] TXSC/D* TXEN TXFULL TXHALF* TXEMPTY Synchronous Interface UTOPIA Timing Write Cycle t REFH REFCLK TXDATA[11:0], TXSC/D* TXEN* TXFULL* TXHALF* TXEMPTY* Document #: 38-02008 Rev. *E (continued) t REFCLK t REFL t t TRXA ...
Page 33
... CY7C924ADX HOTLink Transmitter Switching Waveforms Synchronous Interface Output Enable Timing REFCLK Note 24 TXEN* AM* TXFULL* TXHALF* TXEMPTY* CY7C924ADX HOTLink Receiver Switching Waveforms Cascade Timing Read Cycle t RXCLKOH t RXCLKIH RXCLK t t RXENS RXENH RXEN READ RXEMPTY RXDATA[11:0] RXSC/D* RXINT, LFI* RXFULL RXHALF* AM* Note 25 ...
Page 34
... CY7C924ADX HOTLink Receiver Switching Waveforms UTOPIA Timing Read Cycle t RXCLKOH t RXCLKIH RXCLK t RXENS t t RXENS RXENH, READ RXEN* RXEMPTY* RXDATA[11:0] RXSC/D* RXINT, LFI* RXFULL* RXHALF* AM* Output Enable Timing t RXCPWH RXCLK RXEN* Note 25 AM* RXFULL* RXHALF* RXEMPTY* RXDATA[11:0] RXINT RXSC/D* Document #: 38-02008 Rev. *E ...
Page 35
... The CY7C924ADX is highly configurable with multiple modes of operation. In the transmit section of the CY7C924ADX, data moves from the input register, through the Transmit FIFO, to the 8B/10B Encoder. The encoded data is then shifted serially out the OUTx± ...
Page 36
... TXDATA[1] through TXDATA[9]. Asynchronous Encoded Asynchronous Encoded mode is the most powerful operating mode of the CY7C924ADX. Both the Transmit FIFO and the Encoder are enabled (FIFOBYP* and ENCBYP* are HIGH). This allows transmission of normal data streams, while Document #: 38-02008 Rev. *E ...
Page 37
... The HOTLink Receiver can be configured into several operating modes, each providing different capabilities and fitting different reception needs. These modes are selected using the FIFOBYP*, ENBYP* and BYTE8/10* inputs on the CY7C924ADX Transceiver. These modes can be reduced to five primary classes: • Synchronous Decoded • Synchronous Undecoded • ...
Page 38
... RXDATA bus is an Expanded Command. Serial Addressing The CY7C924ADX receive path can be directed to accept all characters only accept that data specifically addressed to it. This address control is managed through an embedded Address Compare Register in the receiver logic. This register ...
Page 39
... LOW; i.e., BIST is enabled in its respective section of the device when the BIST enable input is determined logic-0 level. Both BIST enable inputs are asynchronous; i.e., they are synchronized inside the CY7C924ADX to the internal state machines. BIST Transmit Path The transmit path operation with BIST is controlled by the ...
Page 40
... Receive FIFO. If the receive data state machine was in the middle of processing a multi-character sequence or other atomic operation (e.g., a start of cell marker and its associated data), the characters CY7C924ADX OUTA± OUTB± INA± INB± ...
Page 41
... Note. If the CY7C924ADX is set to match all data (all 1s in the multicast match field), then it is not necessary to get an address match before receiving data following the termination of BIST ...
Page 42
... Also, a description of a management interface was added (not supported by this device). The CY7C924ADX contains all pins necessary to support the UTOPIA-1 and, through use of an external address decoder, can emulate the multi-PHY capability of a UTOPIA-2 interface. ...
Page 43
... TXDATA (Cascade Timing) TXFULL* Notes 26. Signals labeled in italics are internal to the CY7C924ADX. 27. Signals shown as dotted lines represent the differences in timing and active state of signals when operated in Cascade Timing. Document #: 38-02008 Rev. *E time as the selection control signal being sampled asserted, or one or more clock cycles prior to the selection control signal being sampled asserted ...
Page 44
... Synchronous With UTOPIA Timing and Control (Receive FIFO Bypassed) When the Receive FIFO is bypassed (FIFOBYP* is LOW and not in a byte-packed mode), the CY7C924ADX must still be selected to enable the output drivers for the RXDATA bus. With the Receive FIFO bypassed, RXCLK becomes a synchronous output clock operating at the character rate ...
Page 45
... TXHALF* and TXFULL* are asserted). Note. The FIFO Full state forced by the reset operation is different from a Full state caused by normal FIFO data writes. For normal FIFO write operations, when Full is first asserted, CY7C924ADX Valid Valid Page [+] Feedback ...
Page 46
... RXEN*), the selection is ignored, and the device remains unselected until RXEN* is deasserted, and reasserted in a following RXCLK cycle. Figure 13. Transmit FIFO Reset Sequence Note 27 Not Full Note 27 Note 27 Not Empty CY7C924ADX 47. Upon recognition of a Receive Not Full Full Empty Page [+] Feedback ...
Page 47
... Figure 14. Invalid Transmit FIFO Reset Sequence with TXEN* Asserted TXCLK TXRST* TXEN* AM* [26] Tx_RstMatch [26] Tx_Match [26] Tx_FIFO_Reset TXFULL* RXCLK RXRST* RXEN* Note 27 AM* [26] Rx_RstMatch [26] Rx_Match [26] Rx_FIFO_Reset RXEMPTY* Note 27 Document #: 38-02008 Rev. *E Note 27 Note 27 Not Full Figure 15. Receive FIFO Reset Sequence Not Empty CY7C924ADX Empty Page [+] Feedback ...
Page 48
... Transmission Code selected by Fibre Channel Standard consist of a distinct and easily recognizable bit pattern (the Special Character Comma) that assists a Receiver in achieving word alignment on the incoming bit stream. Figure 16. Serial Address Register Access Write Register CY7C924ADX Figure 16. If Read Register Page [+] Feedback ...
Page 49
... Transmission Code” IBM Journal of Research and Development, 27, No. 5: 440-451 (September, 1983). Document #: 38-02008 Rev. *E CY7C924ADX U.S. Patent 4,486,739. Peter A. Franaszek and Albert X. Widmer. “Byte-Oriented DC Balanced (0.4) 8B/10B Parti- tioned Block Transmission Code” (December 4, 1984). Fibre Channel Physical and Signaling Interface (ANS X3.230− ...
Page 50
... Transmission Character in which the error occurred. Table 10 Character RD Character D21.1 – D10.2 101010 1001 – 010101 0101 101010 1011 + 010101 0101 D21.0 + D10.2 CY7C924ADX Data OUT Hex Value 765 43210 000 00000 00 000 00001 01 000 00010 02 . ...
Page 51
... D0.3 011 00000 100010 0101 D1.3 011 00001 010010 0101 D2.3 011 00010 110001 0101 D3.3 011 00011 CY7C924ADX Current RD− Current RD+ abcdei fghj abcdei fghj 100111 1001 011000 1001 011101 1001 100010 1001 101101 1001 010010 1001 110001 1001 ...
Page 52
... D4.5 101 00100 101001 0010 D5.5 101 00101 011001 0010 D6.5 101 00110 000111 0010 D7.5 101 00111 CY7C924ADX Current RD− Current RD+ abcdei fghj abcdei fghj 110101 0011 001010 1100 101001 1100 101001 0011 011001 1100 011001 0011 111000 1100 ...
Page 53
... D8.7 111 01000 100101 0110 D9.7 111 01001 010101 0110 D10.7 111 01010 110100 0110 D11.7 111 01011 CY7C924ADX Current RD− Current RD+ abcdei fghj abcdei fghj 111001 1010 000110 1010 100101 1010 100101 1010 010101 1010 010101 1010 110100 1010 ...
Page 54
... D28.7 111 11100 010001 0110 D29.7 111 11101 100001 0110 D30.7 111 11110 010100 0110 D31.7 111 11111 CY7C924ADX Current RD− Current RD+ abcdei fghj abcdei fghj 001101 1110 001101 0001 101100 1110 101100 1000 011100 1110 011100 1000 010111 0001 ...
Page 55
... Code Rule Violation and SVS Tx Pattern 111 00000 100111 1000 111 00001 001111 1010 111 00010 110000 0101 Running Disparity Violation Pattern 111 00100 110111 0101 CY7C924ADX [28, 29] Current RD+ abcdei fghj 110000 1011 110000 0110 110000 1010 110000 1100 110000 1101 110000 0101 110000 ...
Page 56
... Via to V plane DD Via to V plane SS This is a typical printed circuit board layout showing example placement of power supply bypass components and other components mounted on the same side as the CY7C924ADX. Ordering Information Ordering Code Package Name CY7C924ADX-AXC A100 CY7C924ADX-AI A100 Document #: 38-02008 Rev. *E ± ...
Page 57
... MAX. 0.50 TYP. A DETAIL 51 50 12°±1° (8X) TOP LEFT CORNER CHAMFER 1.40±0.05 A SEE DETAIL CY7C924ADX R 0.08 MIN. 0° MIN. 0.20 MAX. 0.25 GAUGE PLANE 0°-7° 0.60±0.15 0.20 MIN. 1.00 REF. NOTE: PKG. CAN HAVE OR 4 CORNERS CHAMFER ...
Page 58
... Document History Page Document Title: CY7C924ADX 200 MBaud HOTLink Document Number: 38-02008 ECN Issue Orig. of REV. NO. Date Change ** 105846 03/26/01 SZV Change from Spec number: 38-00770 to 38-02008 *A 107878 07/09/01 KET Changed part number: CY7C924DX to CY7C924ADX *B 118320 11/13/02 REV Changed the mentioning of PECL inputs and outputs to PECL-compatible inputs and outputs, which is more correct ...