TS68C429AVF E2V, TS68C429AVF Datasheet - Page 23

no-image

TS68C429AVF

Manufacturer Part Number
TS68C429AVF
Description
Manufacturer
E2V
Datasheet

Specifications of TS68C429AVF

Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
132
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TS68C429AVF
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS68C429AVF1
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS68C429AVFA
Manufacturer:
interpoint
Quantity:
33
Figure 18. Transmitter Control Register
Table 10. Transmission Control Register Description
2120A–HIREL–08/02
Bit
Bit 15
Bit 14
Bit 13 to 12
Bus 11
Bit 10
Bit 9 to 5
Bit 4
Bit 3 to 0
Function
Enable transmission
Test (only 3rd channel)
Not used
Parity control
Parity control
Transmission gap
Reset FIFO
Number of msg
The transmission frequency can be computed by dividing the CLK ARINC frequency by
the frequency register value.
The frequency register must be loaded with a value greater or equal to 2.
The transmitter control register is accessible for reading and writing operations.
The Transmitter Control Register
“transmission gap” which is the delay between two 32-bit ARINC messages (in
Comments
- 0: channel out of service (stops on going transmission)
- 1: channel in service
- 1 to 0: transition is not allowed at the same time as an 1 to 0 transition of the bit 4
- when the transmitter FIFO is empty and when no transmission is on going, the first
write access to the FIFO has to be preceded by the following sequence: reset to 0
and then set to 1
0: normal operating
1: test, output are only driven on internal lines for input testing
0: even parity calculation
1: odd parity calculation
0: parity disable, Bit 32 of the message stays unchanged
1: parity enable. Bit 32 of the message will be forced by parity control
ARINC bit)
- write a 0 in this bit reset the FIFO counter
- this bit must be set to 1 before any write in the transmit buffer.
- 1 to 0: transition is not allowed at the same time as an 1 to 0 transition of the bit 15
these four bits indicate the available space within the FIFO
TS68C429A
23

Related parts for TS68C429AVF