DJLXT971ALE.A4 Cortina Systems Inc, DJLXT971ALE.A4 Datasheet - Page 76

• Manufacturer Part Number: DJLXT971ALE.A4
• Manufacturer: Cortina Systems Inc

Specifications of DJLXT971ALE.A4

• Lead Free Status / RoHS Status: Not Compliant

LXT971A PHY
Datasheet
249414, Revision 5.2
13 September 2007
Figure 41
Table 43
Figure 42
Cortina Systems
Power-Up Timing
Power-Up Timing
RESET_L Pulse Width and Recovery Timing
®
Voltage threshold
Power Up delay
1. Typical values are at 25° C and are for design aid only, not guaranteed, and not subject to production
2. Power-up delay is specified as a maximum value because it refers to the PHY guaranteed performance.
LXT971A Single-Port 10/100 Mbps PHY Transceiver
testing.
The PHY comes out of reset after a delay of no more than 300 μ s. System designers should consider this
value as a minimum value. After threshold v1 is reached, the MAC should delay no less than 300 μ s before
accessing the MDIO port.
Parameter
MDIO, and
MDIO, and
RESET_L
2
so on
so on
VCC
Symbol
v1
t1
Min
–
–
v1
Typ
2.9
–
1
Max
300
–
t1
t1
Units
7.2 AC Timing Diagrams and
μ s
B3494-01
V
t2
B3495-01
Test Conditions
–
–
Parameters
Page 76