PIC18F65K90T-I/PT Microchip Technology, PIC18F65K90T-I/PT Datasheet - Page 354

• Manufacturer Part Number: PIC18F65K90T-I/PT
• Description: 32kB Flash, 2kB RAM, 1kB EE, NanoWatt XLP, LCD 64 TQFP 10x10x1mm T/R
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 18Fr

Specifications of PIC18F65K90T-I/PT

• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Program Memory Type: Flash
• Program Memory Size: 32 KB
• Data Ram Size: 2 KB
• Interface Type: I2C, SPI
• Maximum Clock Frequency: 64 MHz
• Number Of Timers: 8
• Operating Supply Voltage: 1.8 V to 5.5 V
• Maximum Operating Temperature: + 125 C
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit, 16 Channel
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 64MHz
• Connectivity: I²C, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LCD, POR, PWM, WDT
• Number Of I /o: 53
• Eeprom Size: 1K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 16x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TQFP
• Lead Free Status / Rohs Status: Details

PIC18F87K90 FAMILY
EXAMPLE 22-1:
TABLE 22-2:
DS39957D-page 354
TXSTA1
RCSTA1
BAUDCON1
SPBRGH1
SPBRG1
TXSTA2
RCSTA2
BAUDCON2
SPBRGH2
SPBRG2
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by the BRG.
For a device with F
Name
Desired Baud Rate
Solving for SPBRGHx:SPBRGx:
Calculated Baud Rate
EUSART1 Baud Rate Generator Register High Byte
EUSART1 Baud Rate Generator Register Low Byte
EUSART2 Baud Rate Generator Register High Byte
EUSART2 Baud Rate Generator Register Low Byte
ABDOVF
ABDOVF
CSRC
CSRC
SPEN
SPEN
Bit 7
REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR
OSC
Error
CALCULATING BAUD RATE ERROR
of 16 MHz, desired baud rate of 9600, Asynchronous mode, and 8-bit BRG:
X
RCIDL
RCIDL
Bit 6
RX9
RX9
TX9
TX9
=
=
=
=
=
=
=
=
F
((F
((16000000/9600)/64) – 1
[25.042] = 25
16000000/(64 (25 + 1))
9615
(Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate
(9615 – 9600)/9600 = 0.16%
OSC
OSC
/(64 ([SPBRGHx:SPBRGx] + 1))
RXDTP
RXDTP
SREN
SREN
TXEN
TXEN
/Desired Baud Rate)/64) – 1
Bit 5
TXCKP
TXCKP
CREN
CREN
SYNC
SYNC
Bit 4
SENDB
ADDEN
SENDB
ADDEN
BRG16
BRG16
Bit 3
BRGH
BRGH
FERR
FERR
Bit 2
—
—
 2009-2011 Microchip Technology Inc.
OERR
OERR
TRMT
TRMT
WUE
WUE
Bit 1
ABDEN
ABDEN
RX9D
RX9D
TX9D
TX9D
Bit 0
Reset Values
on Page:
77
77
79
76
77
81
81
81
82
82