SST89E58RD2-40-C-TQJE Microchip Technology, SST89E58RD2-40-C-TQJE Datasheet - Page 14
![4.5 To 5.5V FlashFlex 8-bit 8051 Microcontroller 44 TQFP 10x10x1mm TRAY](/photos/39/70/397057/sst89e58rd2_sml.jpg)
SST89E58RD2-40-C-TQJE
Manufacturer Part Number
SST89E58RD2-40-C-TQJE
Description
4.5 To 5.5V FlashFlex 8-bit 8051 Microcontroller 44 TQFP 10x10x1mm TRAY
Manufacturer
Microchip Technology
Series
FlashFlex®r
Specifications of SST89E58RD2-40-C-TQJE
Core Processor
8051
Core Size
8-Bit
Speed
40MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
36
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
8K x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
44-TQFP
Processor Series
FlashFlex51
Core
C51
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
5
Number Of Timers
3
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST89E58RD2-40-C-TQJE
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
SST89E58RD2-40-C-TQJE
Manufacturer:
SST
Quantity:
20 000
Data Sheet
Caution must be taken when dynamically changing the
SFCF[0] bit. Since this will cause different physical memory
to be mapped to the logical program address space. The
user must avoid executing block switching instructions
within the address range 0000H to 1FFFH.
TABLE
3.3 Data RAM Memory
The data RAM has 1024 bytes of internal memory. The
RAM can be addressed up to 64KB for external data
memory.
3.4 Expanded Data RAM Addressing
The SST89E/V5xRDxA both have the capability of 1K of
RAM. See Figure 3-3.
The device has four sections of internal data memory:
Since the upper 128 bytes occupy the same addresses as
the SFRs, the RAM must be accessed indirectly. The RAM
and SFRs space are physically separate even though they
have the same addresses.
©2008 Silicon Storage Technology, Inc.
SC1
U (1)
U (1)
1. The lower 128 Bytes of RAM (00H to 7FH) are
2. The higher 128 Bytes of RAM (80H to FFH) are
3. The special function registers (80H to FFH) are
4. The expanded RAM of 768 Bytes (00H to 2FFH) is
P (0)
P (0)
1. P = Programmed (Bit logic state = 0),
directly and indirectly addressable.
indirectly addressable.
directly addressable only.
indirectly addressable by the move external
instruction (MOVX) and clearing the EXTRAM bit.
(See “Auxiliary Register (AUXR)” in Section 3.6,
“Special Function Registers”)
1
U = Unprogrammed (Bit logic state = 1)
SC0
U (1)
P (0)
U (1)
P (0)
3-2: SFCF Values Under Different Reset
1
Conditions
Power-on
External
(default)
Reset
00
01
10
11
or
State of SFCF[1:0] after:
WDT Reset
Brown-out
Reset
x0
x1
10
11
or
Software
Reset
T3-2.0 1339
10
11
10
11
SST89E54RD2A/RDA / SST89E58RD2A/RDA
14
When instructions access addresses in the upper 128
bytes (above 7FH), the MCU determines whether to
access the SFRs or RAM by the type of instruction given. If
it is indirect, then RAM is accessed. If it is direct, then an
SFR is accessed. See the examples below.
Indirect Access:
Register R0 points to 90H which is located in the upper
address range. Data in “#data” is written to RAM location
90H rather than port 1.
Direct Access:
Data in “#data” is written to port 1. Instructions that write
directly to the address write to the SFRs.
To access the expanded RAM, the EXTRAM bit must be
cleared and MOVX instructions must be used. The extra
768 bytes of memory is physically located on the chip and
logically occupies the first 768 bytes of external memory
(addresses 000H to 2FFH).
When EXTRAM = 0, the expanded RAM is indirectly
addressed using the MOVX instruction in combination
with any of the registers R0, R1 of the selected bank or
DPTR. Accessing the expanded RAM does not affect
ports P0, P3.6 (WR#), P3.7 (RD#), or P2. With
EXTRAM = 0, the expanded RAM can be accessed as
in the following example.
Expanded RAM Access (Indirect Addressing only):
DPTR points to 0A0H and data in “A” is written to address
0A0H of the expanded RAM rather than external memory.
Access to external memory higher than 2FFH using the
MOVX instruction will access external memory (0300H to
FFFFH) and will perform in the same way as the standard
8051, with P0 and P2 as data/address bus, and P3.6 and
P3.7 as write and read timing signals.
When EXTRAM = 1, MOVX @Ri and MOVX @DPTR will
be similar to the standard 8051. Using MOVX @Ri pro-
vides an 8-bit address with multiplexed data on Port 0.
Other output port pins can be used to output higher order
address bits. This provides external paging capabilities.
Using MOVX @DPTR generates a 16-bit address. This
allows external addressing up the 64K. Port 2 provides the
high-order eight address bits (DPH), and Port 0 multiplexes
the low order eight address bits (DPL) with data. Both
MOVX @Ri and MOVX @DPTR generates the necessary
MOV@R0, #data; R0 contains 90H
MOV90H, #data; write data to P1
MOVX@DPTR, A; DPTR contains 0A0H
FlashFlex MCU
S71339-02-000
02/08