SST89E58RD2-40-C-TQJE Microchip Technology, SST89E58RD2-40-C-TQJE Datasheet - Page 75
![4.5 To 5.5V FlashFlex 8-bit 8051 Microcontroller 44 TQFP 10x10x1mm TRAY](/photos/39/70/397057/sst89e58rd2_sml.jpg)
SST89E58RD2-40-C-TQJE
Manufacturer Part Number
SST89E58RD2-40-C-TQJE
Description
4.5 To 5.5V FlashFlex 8-bit 8051 Microcontroller 44 TQFP 10x10x1mm TRAY
Manufacturer
Microchip Technology
Series
FlashFlex®r
Specifications of SST89E58RD2-40-C-TQJE
Core Processor
8051
Core Size
8-Bit
Speed
40MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
36
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
8K x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
44-TQFP
Processor Series
FlashFlex51
Core
C51
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
5
Number Of Timers
3
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST89E58RD2-40-C-TQJE
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
SST89E58RD2-40-C-TQJE
Manufacturer:
SST
Quantity:
20 000
FlashFlex MCU
SST89E54RD2A/RDA / SST89E58RD2A/RDA
©2008 Silicon Storage Technology, Inc.
FIGURE 14-9: A Test Load Example
FIGURE 14-10: I
FIGURE 14-11: I
All other pins disconnected
CLOCK
SIGNAL
All other pins disconnected
CLOCK
SIGNAL
(NC)
(NC)
V DD
Active Mode
Idle Mode
DD
DD
RST
XTAL2
XTAL1
SST89E5xRDxA
V SS
SST89E5xRDxA
RST
XTAL2
XTAL1
V SS
Test Condition,
Test Condition,
V DD
V DD
EA#
EA#
P0
P0
TO DUT
V DD
V DD
1339 F43.0
I DD
1339 F45.0
I DD
V DD
V DD
75
TABLE 14-10: Flash Memory Programming/
Parameter
Chip-Erase Time
Block-Erase Time
Sector-Erase Time
Byte-Program Time
Re-map or Security bit Pro-
gram Time
TO TESTER
FIGURE 14-12: I
1. For IAP operations, the program execution overhead
2. Program and Erase times will scale inversely proportional
3. Each byte must be erased before programming.
must be added to the above timing parameters.
to programming clock frequency.
All other pins disconnected
2
(NC)
1339 F42.0
Verification Parameters
C
3
L
Power-down Mode
SST89E5xRDxA
DD
RST
XTAL2
XTAL1
V SS
Test Condition,
V DD
EA#
P0
Max
150
100
30
50
80
V DD
S71339-02-000
1339 F44.0
I DD
1
Data Sheet
V DD
T14-10.0 1339
Units
ms
ms
ms
µs
µs
02/08