SST89E58RD2-40-C-TQJE Microchip Technology, SST89E58RD2-40-C-TQJE Datasheet - Page 64
![4.5 To 5.5V FlashFlex 8-bit 8051 Microcontroller 44 TQFP 10x10x1mm TRAY](/photos/39/70/397057/sst89e58rd2_sml.jpg)
SST89E58RD2-40-C-TQJE
Manufacturer Part Number
SST89E58RD2-40-C-TQJE
Description
4.5 To 5.5V FlashFlex 8-bit 8051 Microcontroller 44 TQFP 10x10x1mm TRAY
Manufacturer
Microchip Technology
Series
FlashFlex®r
Specifications of SST89E58RD2-40-C-TQJE
Core Processor
8051
Core Size
8-Bit
Speed
40MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
36
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
8K x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
44-TQFP
Processor Series
FlashFlex51
Core
C51
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
5
Number Of Timers
3
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST89E58RD2-40-C-TQJE
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
SST89E58RD2-40-C-TQJE
Manufacturer:
SST
Quantity:
20 000
Data Sheet
12.0 POWER-SAVING MODES
The device provides two power saving modes of operation
for applications where power consumption is critical. The
two modes are idle and power-down, see Table 12-1.
12.1 Idle Mode
Idle mode is entered setting the IDL bit in the PCON regis-
ter. In idle mode, the program counter (PC) is stopped. The
system clock continues to run and all interrupts and periph-
erals remain active. The on-chip RAM and the special func-
tion registers hold their data during this mode.
The device exits idle mode through either a system inter-
rupt or a hardware reset. Exiting idle mode via system
interrupt, the start of the interrupt clears the IDL bit and
exits idle mode. After exit the Interrupt Service Routine, the
interrupted program resumes execution beginning at the
instruction immediately following the instruction which
invoked the idle mode. A hardware reset starts the device
similar to a power-on reset.
TABLE 12-1: Power Saving Modes
©2008 Silicon Storage Technology, Inc.
Power-down
Idle Mode
Mode
Mode
(Set IDL bit in PCON)
(Set PD bit in PCON)
MOV PCON, #01H;
MOV PCON, #02H;
Initiated by
Software
Software
CLK is running.
Interrupts, serial port and tim-
ers/counters are active. Pro-
gram Counter is stopped.
ALE and PSEN# signals at a
HIGH level during Idle. All
registers remain unchanged.
CLK is stopped. On-chip
SRAM and SFR data is main-
tained. ALE and PSEN# sig-
nals at a LOW level during
power -down. External Inter-
rupts are only active for level
sensitive interrupts, if
enabled.
SST89E54RD2A/RDA / SST89E58RD2A/RDA
64
State of MCU
12.2 Power-down Mode
The power-down mode is entered by setting the PD bit in
the PCON register. In the power-down mode, the clock is
stopped and external interrupts are active for level sensitive
interrupts only. SRAM contents are retained during power-
down, the minimum V
The device exits power-down mode through either an
enabled external level sensitive interrupt or a hardware
reset. The start of the interrupt clears the PD bit and exits
power-down. Holding the external interrupt pin low restarts
the oscillator, the signal must hold low at least 1024 clock
cycles before bringing back high to complete the exit. Upon
interrupt signal being restored to logic V
tion of the interrupt service routine will execute. A hardware
reset starts the device similar to power-on reset.
To exit properly out of power-down, the reset or external
interrupt should not be executed before the V
restored to its normal operating voltage. Be sure to hold
V
the oscillator to restart and stabilize (normally less than
10 ms).
DD
voltage long enough at its normal operating level for
Enabled interrupt or hardware reset.
Start of interrupt clears IDL bit and
exits idle mode, after the ISR RETI
instruction, program resumes execu-
tion beginning at the instruction follow-
ing the one that invoked idle mode. A
user could consider placing two or
three NOP instructions after the
instruction that invokes idle mode to
eliminate any problems. A hardware
reset restarts the device similar to a
power-on reset.
Enabled external level sensitive inter-
rupt or hardware reset. Start of inter-
rupt clears PD bit and exits power-
down mode, after the ISR RETI
instruction program resumes execution
beginning at the instruction following
the one that invoked power-down
mode. A user could consider placing
two or three NOP instructions after the
instruction that invokes power-down
mode to eliminate any problems. A
hardware reset restarts the device sim-
ilar to a power-on reset.
DD
level is 2.0V.
Exited by
FlashFlex MCU
S71339-02-000
IH,
the first instruc-
DD
T12-1.0 1339
line is
02/08