STM32F100ZET7B STMicroelectronics, STM32F100ZET7B Datasheet - Page 53
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F100ZET7B
Manufacturer Part Number
STM32F100ZET7B
Description
16/32-BITS MICROS
Manufacturer
STMicroelectronics
Series
STM32r
Datasheet
1.STM32F100RCT6TR.pdf
(97 pages)
Specifications of STM32F100ZET7B
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
24MHz
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number Of I /o
112
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x12b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
144-LFQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F100ZET7B
Manufacturer:
STMicroelectronics
Quantity:
10 000
STM32F100xC, STM32F100xD, STM32F100xE
5.3.8
Wakeup time from low-power mode
The wakeup times given in
RC oscillator. The clock source used to wake up the device depends from the current
operating mode:
●
●
All timings are derived from tests performed under the ambient temperature and V
voltage conditions summarized in
Table 26.
1. The wakeup times are measured from the wakeup event to the point at which the user application code
PLL characteristics
The parameters given in
temperature and V
Table 27.
1. Based on device characterization, not tested in production.
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
f
f
t
Jitter
PLL_IN
PLL_OUT
LOCK
reads the first instruction.
the range defined by f
t
t
t
Symbol
WUSLEEP
WUSTDBY
WUSTOP
Stop or Standby mode: the clock source is the RC oscillator
Sleep mode: the clock source is the clock that was set before entering Sleep mode.
Symbol
(1)
(1)
(1)
Low-power mode wakeup timings
PLL characteristics
PLL input clock
PLL input clock duty cycle
PLL multiplier output clock
PLL lock time
Cycle-to-cycle jitter
Wakeup from Sleep mode
Wakeup from Stop mode (regulator in run mode)
Wakeup from Stop mode (regulator in low-power mode)
Wakeup from Standby mode
DD
PLL_OUT
supply voltage conditions summarized in
Table 27
.
Table 26
Parameter
(2)
Doc ID 15081 Rev 5
Table
are derived from tests performed under the ambient
are measured on a wakeup phase with an 8-MHz HSI
Parameter
9.
Min
40
16
1
(1)
Table
Electrical characteristics
Value
Typ
8.0
9.
Max
Typ
200
300
1.8
3.6
5.4
50
60
24
24
(1)
DD
MHz
MHz
supply
Unit
Unit
µs
ps
µs
µs
µs
%
53/97