ISP1504CBS,157 NXP Semiconductors, ISP1504CBS,157 Datasheet - Page 21
![RF Transceiver USB2.0 ULPI OTG](/photos/15/65/156561/hvqfn32_sml.jpg)
ISP1504CBS,157
Manufacturer Part Number
ISP1504CBS,157
Description
RF Transceiver USB2.0 ULPI OTG
Manufacturer
NXP Semiconductors
Datasheet
1.ISP1504ABS118.pdf
(83 pages)
Specifications of ISP1504CBS,157
Number Of Transceivers
1
Esd Protection
YeskV
Operating Supply Voltage (typ)
Not RequiredV
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
Not RequiredV
Operating Supply Voltage (min)
Not RequiredV
Pin Count
32
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Supply Voltage
1.65 V to 3.6 V
Mounting Style
SMD/SMT
Package / Case
HVQFN-32
Lead Free Status / RoHS Status
Compliant
Other names
935278309157 ISP1504CBS
NXP Semiconductors
9. Protocol description
ISP1504A_ISP1504C_3
Product data sheet
9.1 ULPI references
9.2 Power-On Reset (POR)
9.3 Power-up, reset and bus idle sequence
The following subsections describe the protocol for using the ISP1504.
The ISP1504 provides a 12-pin ULPI interface to communicate with the link. It is highly
recommended that you read UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1 and
UTMI+ Specification Rev. 1.0 .
An internal POR is generated when REG1V8 rises above V
t
below V
voltage on REG1V8 is generated from V
To give a better view of the functionality,
internal POR starts with logic 0 at t0. At t1, the detector will see the passing of the trip
level so that POR turns to logic 1 and a delay element will add another t
drops to logic 0. If REG1V8 dips from t2 to t3 for > t
generated. If the dip at t4 to t5 is too short, that is, < t
will not react and will remain LOW.
Figure 6
On power-up, the ISP1504 performs an internal power-on reset and asserts DIR to
indicate to the link that the ULPI bus cannot be used. When the internal PLL is stable, the
ISP1504 deasserts DIR. The power-up time depends on the V
crystal start-up time, and PLL start-up time t
the ISP1504 drives the NXT pin to LOW and drives DATA[7:0] with RXCMD values. When
DIR is deasserted, the link must drive the data bus to a valid level. By default, the link
must drive data to LOW. When the ISP1504 initially deasserts DIR on power-up, the link
must ignore all RXCMDs until it resets the ISP1504. Before beginning USB packets, the
link must set the RESET bit in the Function Control register to reset the ISP1504. After the
RESET bit is set, the ISP1504 will assert DIR until the internal reset completes. The
ISP1504 will automatically deassert DIR and clear the RESET bit when reset has
completed. After every reset, an RXCMD is sent to the link to update USB status
information. After this sequence, the ULPI bus is ready for use and the link can start USB
operations.
w(REG1V8_H)
Fig 5.
POR(trip)
shows a typical start-up sequence.
Internal power-on reset timing
t0
. The internal POR pulse will also be generated whenever REG1V8 drops
for more than t
t1
t
PORP
Rev. 03 — 7 April 2008
w(REG1V8_L)
t2
Figure 5
CC
, and then rises above V
.
startup(o)(CLOCK)
ISP1504A; ISP1504C
t3
t
PORP
shows a possible curve of REG1V8. The
w(REG1V8_L)
w(REG1V8_L)
t4
ULPI HS USB OTG transceiver
. Whenever DIR is asserted,
POR(trip)
t5
CC
, another POR pulse is
, the internal POR pulse
supply rise time, the
POR(trip)
, for at least
© NXP B.V. 2008. All rights reserved.
004aaa751
PORP
REG1V8
V
POR
POR(trip)
again. The
before it
20 of 82