ISP1507DBSUM STEricsson, ISP1507DBSUM Datasheet - Page 27

no-image

ISP1507DBSUM

Manufacturer Part Number
ISP1507DBSUM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1507DBSUM

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1507DBSUM
Manufacturer:
ST
Quantity:
20 000
CD00222690
Product data sheet
Fig 8.
DATA[7:0]
CLOCK
NXT
STP
DIR
AD indicates the address byte, and D indicates the data byte.
Example of register write, register read, extended register write and extended register read
9.6 Register read and write operations
9.7 USB reset and high-speed detection handshake (chirp)
(REGW)
TXCMD
register write
immediate
Figure 8
addressing and extended addressing register operations. Extended register addressing is
optional for links. Note that register operations will be aborted if the ISP1507 unexpectedly
asserts DIR during the operation. When a register operation is aborted, the link must retry
until successful. For more information on register operations, refer to UTMI+ Low Pin
Interface (ULPI) Specification Rev. 1.1.
Figure 9
handshake (chirp). The sequence is shown for hosts and peripherals.
show all RXCMD updates and timing is not to scale. The sequence is as follows:
1. USB reset: The host detects a peripheral attachment as low-speed if DM is HIGH and
D
as full-speed if DP is HIGH. If a host detects a full-speed peripheral, it resets the
peripheral by writing to the Function Control register (see
XCVRSELECT[1:0] = 00b (high-speed) and TERMSELECT = 0b are then set which
drives SE0 on the bus (DP and DM connected to ground through 45 Ω). The host also
sets OPMODE[1:0] = 10b for correct chirp transmit and receive. The start of SE0 is
labeled T
Remark: To receive chirp signaling, the host must also consider the high-speed
differential receiver output. The host controller must interpret LINESTATE[1:0] as
shown in
shows register read and write sequences. The ISP1507 supports immediate
shows the sequence of events for USB reset and high-speed detection
TXCMD
(EXTW) AD D
register write
0
Table
extended
.
11.
Rev. 04 — 20 May 2010
TXCMD
(REGR)
register read
immediate
D
ULPI HS USB host and peripheral transceiver
ISP1507C; ISP1507D
TXCMD
(EXTW)
register read
extended
AD
D
Section
© ST-ERICSSON 2010. All rights reserved.
10.1.2).
Figure 9
004aaa710
does not
27 of 73

Related parts for ISP1507DBSUM