LF398N NXP Semiconductors, LF398N Datasheet - Page 4

LF398N

Manufacturer Part Number
LF398N
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LF398N

Number Of Sample And Hold Elements
1
Power Supply Requirement
Dual
Single Supply Voltage (typ)
Not RequiredV
Single Supply Voltage (min)
Not RequiredV
Single Supply Voltage (max)
Not RequiredV
Operating Temperature Classification
Commercial
Mounting
Through Hole
Package Type
PDIP
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LF398N
Manufacturer:
PHI
Quantity:
75
Part Number:
LF398N
Manufacturer:
NSC
Quantity:
7 870
Part Number:
LF398N
Manufacturer:
NS
Quantity:
1
Part Number:
LF398N
Manufacturer:
NS
Quantity:
10
Part Number:
LF398N
Manufacturer:
F
Quantity:
1 388
Part Number:
LF398N
Manufacturer:
���
Quantity:
1 000
Part Number:
LF398N
Manufacturer:
PHI
Quantity:
1 000
Part Number:
LF398N
Manufacturer:
NS
Quantity:
1 000
Part Number:
LF398N
Manufacturer:
NS
Quantity:
1 000
Part Number:
LF398N
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
LF398N/NOPB
0
Part Number:
LF398N8
Manufacturer:
LITTLEFUSE
Quantity:
43 000
Part Number:
LF398N8#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
1. Unless otherwise specified, the following conditions apply. Unit is in “sample” mode, V
2. Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an
3. Leakage current is measured at a junction temperature of 25 C. The effects of junction temperature rise due to power dissipation or
4. The parameters are guaranteed over a supply voltage of 5 to 18 V.
Philips Semiconductors
DC ELECTRICAL CHARACTERISTICS
Unless otherwise specified, the following conditions apply: unit is in “sample” mode; V
C
NOTES:
2001 Aug 03
V
V
I
I
I
t
t
H
BIAS
BIAS
CC
AC
AC
SYMBOL
OS
OS
Sample-and-hold amplifier
C
additional 0.5 mV step with a 5 V logic swing and a 0.01 F hold capacitor. Magnitude of the hold step is inversely proportional to hold
capacitor value.
elevated ambient can be calculated by doubling the 25 C value for each 11 C increase in chip temperature. Leakage is guaranteed over
full input signal range.
= 0.01 F; and R
h
= 0.01 F, and R
Input offset voltage
In ut offset voltage
Input bias current
In ut bias current
Input impedance
Gain error
Gain error
Feedthrough attenuation ratio at 1 kHz
Output impedance
Out ut im edance
“HOLD” step
Supply current
Logic and logic reference input current
Leakage current into hold capacitor
Acquisition time to 0 1%
Acquisition time to 0.1%
Hold capacitor charging current
Supply voltage rejection ratio
Differential logic threshold
L
= 10 k . Logic reference voltage = 0 V and logic voltage = 2.5 V.
L
= 10 k . Logic reference voltage = 0 V and logic voltage = 2.5 V.
2
PARAMETER
4
4
4
4
T
j
= 25 C, C
T
V
T
T
Full temperature range
Full temperature range
Full temperature range
j
Full temperature range
j
OUT
j
T
TEST CONDITIONS
= 25 C, “HOLD” mode
= 25 C, “HOLD” mode
= 25 C, C
j
4
= 25 C, R
V
= 10 V, C
C
IN
V
h
T
T
T
T
T
T
h
–V
OUT
j
j
j
= 0.01 F, V
j
j
j
= 0.01 F
= 25 C
= 25 C
= 25 C
= 25 C
= 25 C
OUT
25 C
= 0 V
h
L
h
= 0.01 F
= 2 V
=10 k
= 1000 pF
S
= 15 V; T
S
OUT
= 15 V, T
= 0 V
j
= 25 C; –11.5 V3 V
j
= 25 C, –11.5 V
Min
0.8
80
80
0.004
10
Typ
110
0.5
1.0
4.5
1.4
10
90
30
20
2
2
4
5
10
IN
V
+11.5 V;
IN
Max
0.01
0.02
100
200
2.5
6.5
2.4
+11.5 V,
10
50
10
7
4
6
LF398
Product data
UNIT
mV
mV
mV
mA
mA
nA
nA
dB
pA
dB
%
%
V
A
s
s

Related parts for LF398N