MT48LC4M16A2B4-75:G Micron Technology Inc, MT48LC4M16A2B4-75:G Datasheet - Page 37
![](/photos/31/34/313423/557-54-vfbga_sml.jpg)
MT48LC4M16A2B4-75:G
Manufacturer Part Number
MT48LC4M16A2B4-75:G
Description
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet
1.MT48LC4M16A2B4-75G.pdf
(72 pages)
Specifications of MT48LC4M16A2B4-75:G
Organization
4Mx16
Density
64Mb
Address Bus
14b
Access Time (max)
6/5.4ns
Maximum Clock Rate
133MHz
Operating Supply Voltage (typ)
3.3V
Package Type
VFBGA
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
140mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT48LC4M16A2B4-75:G
Manufacturer:
MICRON
Quantity:
5 000
Company:
Part Number:
MT48LC4M16A2B4-75:G
Manufacturer:
MICRON21
Quantity:
859
Part Number:
MT48LC4M16A2B4-75:G
Manufacturer:
MICRON/镁光
Quantity:
20 000
READ with Auto Precharge
WRITE with Auto Precharge
Figure 29:
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
64MSDRAM_2.fm - Rev. N 12/08 EN
READ With Auto Precharge Interrupted by a READ
Note:
• Interrupted by a READ (with or without auto precharge): A READ to bank m will inter-
• Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will
• Interrupted by a READ (with or without auto precharge): A READ to bank m will inter-
• Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will
Internal
States
rupt a READ on bank n, CL later. The precharge to bank n will begin when the READ
to bank m is registered (Figure 29 on page 37).
interrupt a READ on bank n when registered. DQM should be used two clocks prior to
the WRITE command to prevent bus contention. The precharge to bank n will begin
when the WRITE to bank m is registered (Figure 30 on page 38).
rupt a WRITE on bank n when registered, with the data-out appearing CL later. The
precharge to bank n will begin after
bank m is registered. The last valid WRITE to bank n will be data-in registered one
clock prior to the READ to bank m (Figure 31 on page 38).
interrupt a WRITE on bank n when registered. The precharge to bank n will begin
after
valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank
m (Figure 32 on page 39).
DQM is LOW.
t
WR is met, where
COMMAND
ADDRESS
BANK m
BANK n
CLK
DQ
Page Active
T0
NOP
t
WR begins when the WRITE to bank m is registered. The last
READ - AP
BANK n,
Page Active
BANK n
COL a
T1
37
READ with Burst of 4
CAS Latency = 3 (BANK n)
T2
NOP
t
Micron Technology, Inc., reserves the right to change products or specifications without notice.
WR is met, where
BANK m,
READ - AP
T3
BANK m
COL d
Interrupt Burst, Precharge
CAS Latency = 3 (BANK m)
READ with Burst of 4
TRANSITIONING DATA
T4
NOP
D
64Mb: x4, x8, x16 SDRAM
a
OUT
t
RP - BANK n
t
WR begins when the READ to
T5
NOP
©2000 Micron Technology, Inc. All rights reserved.
D
a + 1
OUT
T6
NOP
D
OUT
d
Commands
DON’T CARE
Idle
T7
NOP
t RP - BANK m
Precharge
D
d + 1
OUT