MT48LC64M8A2TG-7ELIT:C Micron Technology Inc, MT48LC64M8A2TG-7ELIT:C Datasheet - Page 33

• Manufacturer Part Number: MT48LC64M8A2TG-7ELIT:C
• Manufacturer: Micron Technology Inc
• Type: SDRAMr

Specifications of MT48LC64M8A2TG-7ELIT:C

• Organization: 64Mx8
• Density: 512Mb
• Address Bus: 15b
• Access Time (max): 5.4ns
• Maximum Clock Rate: 133MHz
• Operating Supply Voltage (typ): 3.3V
• Package Type: TSOP-II
• Operating Temp Range: -40C to 85C
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3V
• Supply Current: 125mA
• Pin Count: 54
• Mounting: Surface Mount
• Operating Temperature Classification: Industrial
• Lead Free Status / RoHS Status: Not Compliant

Power-Down
Figure 25:
Clock Suspend
PDF: 09005aef809bf8f3/Source: 09005aef80818a4a
512MbSDRAM.fm - Rev. L 10/07 EN
Power-Down
Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND
INHIBIT when no accesses are in progress. If power-down occurs when all banks are
idle, this mode is referred to as precharge power-down; if power-down occurs when
there is a row active in any bank, this mode is referred to as active power-down. Entering
power-down deactivates the input and output buffers, excluding CKE, for maximum
power savings while in standby. The device may not remain in the power-down state
longer than the refresh period (64ms) since no refresh operations are performed in this
mode.
The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE
HIGH at the desired clock edge (meeting
COMMAND
The clock suspend mode occurs when a column access/burst is in progress and CKE is
registered LOW. In the clock suspend mode, the internal clock is deactivated, “freezing”
the synchronous logic.
For each positive clock edge on which CKE is sampled LOW, the next internal positive
clock edge is suspended. Any command or data present on the input pins at the time of a
suspended internal clock edge is ignored; any data present on the DQ pins remains
driven; and burst counters are not incremented, as long as the clock is suspended (see
examples in Figures 26 and 27 on page 34).
Clock suspend mode is exited by registering CKE HIGH; the internal clock and related
operation will resume on the subsequent positive clock edge.
CLK
CKE
All banks idle
Enter power-down mode.
t CKS
NOP
Input buffers gated off
33
(
(
(
)
(
)
)
(
)
)
(
(
(
(
)
(
)
)
)
)
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Exit power-down mode.
t
CKS). See Figure 25.
>t CKS
512Mb: x4, x8, x16 SDRAM
NOP
©2000 Micron Technology, Inc. All rights reserved.
ACTIVE
Don’t Care
Operations
t RCD
t RAS
t RC