NAND32GAH0HZA5E Micron Technology Inc, NAND32GAH0HZA5E Datasheet
NAND32GAH0HZA5E
Specifications of NAND32GAH0HZA5E
Related parts for NAND32GAH0HZA5E
NAND32GAH0HZA5E Summary of contents
Page 1
NAND flash memories with MultiMediaCard™ interface Features Packaged NAND flash memory with MultiMediaCard interface Gbytes of formatted data storage High capacity memory access eMMC/MultiMediaCard system specification, compliant with V4.3 Full backward compatibility with previous MultiMediaCard system specification ...
Page 2
Contents Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
NAND32GAH0H, NAND64GAH0H 6.5 Error conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
List of tables List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
NAND32GAH0H, NAND64GAH0H List of figures Figure 1. Device block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Description 1 Description The NANDxxxAH0H is an embedded flash memory storage solution with MultiMediaCard ™ interface (eMMC communication media. The NANDxxxAH0H is fully compatible with MMC bus and hosts. The NANDxxxAH0H communications are made through an advanced 13-pin bus. The ...
Page 7
NAND32GAH0H, NAND64GAH0H 2 Product specification 2.1 System performance Table 2. System performance System performance (2) Multiple block read sequential Multiple block read 64-Kbyte chunk (2) Multiple block write sequential Multiple block write 64-Kbyte chunk 1. Values given for an 8-bit ...
Page 8
Device physical description 3 Device physical description The NANDxxxAH0H contains a single chip controller and flash memory module, see Figure 1: Device block data to be written to and read from the flash memory module. The controller allows the host ...
Page 9
NAND32GAH0H, NAND64GAH0H 3.1 Package connections Figure 2. LFBGA169 package connections (top view through package ...
Page 10
Memory array partitioning 4 Memory array partitioning The basic unit of data transfer to/from the device is one byte. All data transfer operations which require a block size always define block lengths as integer multiples of bytes. Some special functions ...
Page 11
NAND32GAH0H, NAND64GAH0H 5 MultiMediaCard interface The signal/pin assignments are listed in Figure 2 and Figure 3: Form 5.1 Signals description 5.1.1 Clock (CLK) The Clock input, CLK, is used to synchronize the memory to the host during command and data ...
Page 12
MultiMediaCard interface 5.1.6 V input/output supply voltage CCQ V provides the power supply to the I/O pins and enables all outputs to be powered CCQ independently from V The input/output voltage (V range) or 2.7 V and 3.6 V (high ...
Page 13
NAND32GAH0H, NAND64GAH0H 5.2 Bus topology The NANDxxxAH0H device supports the MMC protocol. For more details, refer to section 6.4 of the JEDEC Standard Specification No. JESD84-A43. The section 12 of the JEDEC Standard Specification contains a bus circuitry diagram for ...
Page 14
MultiMediaCard interface Figure 5. Power-up Supply voltage (3) V CCmax ( (3) V CCmin (3) V CCQmax (3) V CCQmin Power-up 1. The initialization sequence is a contiguous stream of logic 1’s. Its length is either 1 ms, ...
Page 15
NAND32GAH0H, NAND64GAH0H 5.5 Bus operating conditions Refer to section 12.6 of the JEDEC Standard Specification No. JESD84-A43. 5.6 Bus signal levels Refer to section 12.6 of the JEDEC Standard Specification No. JESD84-A43. 5.7 Bus timing Refer to section 12.7 of ...
Page 16
High speed MultiMediaCard operation 6 High speed MultiMediaCard operation All communication between the host and the device is controlled by the host (master). The following section provides an overview of the identification and data transfer modes, commands, dependencies, various operation ...
Page 17
NAND32GAH0H, NAND64GAH0H 6.6 Commands Refer to section 7.9 of the JEDEC Standard Specification No. JESD84-A43. 6.7 State transition Refer to section 7.10 and 7.12 of the JEDEC Standard Specification No. JESD84-A43. 6.8 Response Refer to section 7.11 of the JEDEC ...
Page 18
Device registers 7 Device registers There are five different registers within the device interface: Operation conditions register (OCR) Card identification register (CID) Card specific data register (CSD) Relative card address register (RCA) DSR (driver stage register) Extended card specific data ...
Page 19
NAND32GAH0H, NAND64GAH0H 7.2 Card identification (CID) register The CID register is 16-byte long and contains a unique card identification number used during the card identification procedure 128-bit wide register with the content as defined in Table 7. ...
Page 20
Device registers Table 8. Card specific data register Name CSD structure MultiMediaCard protocol version Reserved Data read access-time-1 Data read access-time-2 in CLK cycles (NSAC*100) Max. data transfer rate Command classes Max. read data block length Partial blocks for read ...
Page 21
NAND32GAH0H, NAND64GAH0H Table 8. Card specific data register (continued) Name Permanent write protection Temporary write protection File format ECC code 2 R/W/E none 0 CRC Not used, always ‘1’ 7.4 Extended CSD register The extended CSD register defines the device ...
Page 22
Device registers (1) Table 9. Extended CSD Name Sleep/awake timeout S_A_TIMEOUT (2) Reserved Sector count SEC_COUNT (2) Reserved Minimum write performance for 8 bit at MIN_PERF_W_8_52 52 MHz Minimum read performance for 8 bit at MIN_PERF_R_8_52 52 MHz Minimum write ...
Page 23
NAND32GAH0H, NAND64GAH0H (1) Table 9. Extended CSD Name (2) Reserved Command set revision CMD_SET_REV (2) Reserved Power class POWER_CLASS (2) Reserved High speed interface HS_TIMING timing (2) Reserved Bus width mode BUS_WIDTH (2) Reserved Erased memory content ERASED_MEM_CONT (2) Reserved ...
Page 24
Device registers 7.5 RCA (relative card address) register The writable 16-bit relative card address (RCA) register carries the device address assigned by the host during the device identification. This address is used for the addressed host-card communication after the device ...
Page 25
NAND32GAH0H, NAND64GAH0H 8 Package mechanical To meet environmental requirements, Numonyx offers these devices in ECOPACK packages. ECOPACK is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering ...
Page 26
Package mechanical Table 10. LFBGA169 1.4 mm 132+21+16 3R14 0.50 mm, package mechanical data Symbol Typ 1.00 b 0.30 D 12.00 D1 6.50 ddd E 16.00 E1 6.50 E2 10.50 E3 12.50 E4 ...
Page 27
NAND32GAH0H, NAND64GAH0H 9 Ordering information Table 11. Ordering information scheme Example: Device type NAND flash memory Density 32G = 4 Gbytes 64G = 8 Gbytes Operating voltage 3 CCQ Memory type H = ...
Page 28
Revision history 10 Revision history Table 12. Document revision history Date 22-Sep-2008 18-Nov-2008 04-Dec-2008 28/29 Revision 1 Initial release. Document’s status promoted from target specification to preliminary data. Removed: density of 16 Gbytes and package LFBGA169 ...
Page 29
NAND32GAH0H, NAND64GAH0H INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS ...