E82802AB8 Intel, E82802AB8 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
E82802AB8
Manufacturer Part Number
E82802AB8
Description
Manufacturer
Intel
Datasheet
1.E82802AB8.pdf
(53 pages)
Specifications of E82802AB8
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
E82802AB8
Manufacturer:
intel
Quantity:
58
Intel
2.1.
14
Table 1.
®
82802AB/AC Firmware Hub
Pin Descriptions
The pin descriptions table details the usage of each device pin. Most pins have dual functionality, with
functions in both the Intel Firmware Hub and A/A Mux interfaces. The A/A Mux functionality for pins is
shown bold italic in the description box for that pin. All pins are designed to be compliant with
VCC + 0.3 V max. unless otherwise noted.
FWH[3:0]
Symbol
FWH4
RST#
INIT#
CLK
IC
Pin Descriptions
Type
I/O
I
I
I
I
I
FWH
Intel
X
X
X
X
X
X
Interface
A/A Mux
X
X
Interface Configuration Pin. This pin determines which interface is
used to communicate with the device. When it is held low, the Intel
FWH interface is enabled. When it is held High, the A/A Mux
interface is enabled. This pin must be set at power-up or before
return from reset, and must not be changed during device operation.
This pin is pulled down with an internal resistor of between 20 and
100 kΩ. When the IC is High (A/A Mux mode), this pin will exhibit a
leakage current of approximately 200 µA. This pin may be floated,
which will select the Intel FWH mode.
Interface Reset. Valid for both A/A Mux and Intel FWH interface
operation. When driven low, RST# inhibits write operations to
provide data protection during power transitions, resets internal
automation, and tri-states pins FWH[3:0] (in Intel FWH interface
mode). RST#-high enables normal operation. When exiting from
reset, the device defaults to read array mode.
Processor Reset. This is a second reset pin for in-system use. This
pin is internally combined with the RST# pin. If this pin or RST# is
driven low, identical operation is exhibited. This signal is designed to
be connected to the chipset INIT signal (Max. voltage depends on
the processor. Do not use 3.3 V).
33-MHz Clock for Intel FWH Interface. This input is the same as
that for the PCI clock and adheres to the PCI specification.
Intel FWH I/Os. I/O communication
Intel FWH Input. Input communication
Name and Function
A/A Mux = DQ[3:0]
A/A Mux = R/C#
A/A Mux = WE#
A/A Mux = OE#
Datasheet
R