NH82801IB S LA9M Intel, NH82801IB S LA9M Datasheet - Page 16

• Manufacturer Part Number: NH82801IB S LA9M
• Manufacturer: Intel

Specifications of NH82801IB S LA9M

• Lead Free Status / RoHS Status: Compliant

11.
Problem:
Implication:
Workaround: Available
Status:
12.
Problem:
Implication:
Workaround: A driver workaround is available.
Status:
13.
Problem:
Implication:
16
Note: There are no functional implications if the pin is configured as GPIO12.
ICH9M LAN_PHY_PWR_CTRL Functionality
LAN_PHY_PWR_CTRL output is driven low by the ICH9M A3 during a host reset with or
without power cycle for up to 3 RTC clock cycles due to the pin momentarily being
configured as an output GPIO.
Functional failures such as system hangs or link loss with dropped packets have been
observed when LAN_PHY_PWR_CTRL is tied to the LAN_DISABLE_N pin on the Intel®
82567.
ME-Enabled Platforms: An ME FW workaround will be provided with Mobile ME FW
Production Candidate release.
Non ME-Enabled Platforms: Remove LAN_PHY_PWR_CTRL Support on the Platform
No Fix. For steppings affected, see the Summary Table of Changes.
Intel® I/O Controller Hub 9 (ICH9) Family SATA Low Power Device
Detection
Intel® I/O Controller Hub 9 (ICH9)Family SATA Low Power Device Detection (SLPD)
may not recognize, or may falsely detect, a SATA hot-plug event during a Partial or
Slumber Link Power Management (LPM) state.
This issue affects ICH9, ICH9R, ICH9DH, ICH9DO, ICH9M, ICH9M-E and ICH9M-SFF
On systems which enable LPM, when a SATA device attached to the ICH9 is configured
as External or Hot Plug capable, one of the following symptoms may occur:
No Fix. For steppings affected, see the Summary Table of Change
Intel® I/O Controller Hub 9 (ICH9) Family PCI Express Function
Disable
Intel® I/O Controller Hub 9 (ICH9)Family PCI Express [1:16] Disable bit in Function
Disable Register may not put the PCI Express Port into a link down state if a PCI
Express Device is attached.
ICH9M, ICH9M-E:
PCI Express Port [1:6] with a PCI Express device attached may remain in L0 State and
DMI may not be able to go into L1 State.
• LAN_PHY_PWR_CTRL functionality requires a soft strap setting in the SPI descriptor
• Both the ME Disable bits in the SPI flash descriptor (ICHSTRP0 bit 0 & MCHSTRP0
• MCHSTRP0 bit 7 in the SPI flash descriptor can be set to disable all other ME FW
• Isolate the LAN_PHY_PWR_CTRL signal from the LAN_DISABLE_N pin.
• LAN_DISABLE_N has a weak integrated pull-up resistor and the Intel 82567 PHY
• Symptom #1: A Hot-Plug or External SATA device removal which is not detected
• Symptom #2: A false hot-plug removal detection may occur resulting in OS boot
and use of the integrated LAN controller in ICH9M with the Intel® 82567 PHY.
bit 0) must be set to 0 to enable the ME FW workaround.
based features, while keeping the ME FW workaround enabled.
will always remain enabled with this implementation.
results in the OS and Intel® Matrix Storage Manager console falsely reporting the
device present, or incorrectly identifying an eSATA device.
hang or ODD media playback hang.
Specification Update
Errata