ISP1581BD STEricsson, ISP1581BD Datasheet - Page 29

• Manufacturer Part Number: ISP1581BD
• Manufacturer: STEricsson

Specifications of ISP1581BD

• Lead Free Status / RoHS Status: Supplier Unconfirmed

Philips Semiconductors
9397 750 13462
Product data
9.4 DMA registers
Two types of Generic DMA transfer and three types of IDE-specified transfer can be
done by writing the proper opcode in the DMA Command Register. The control bits
are given in
GDMA read/write (opcode = 00H/01H) — Generic DMA Slave mode; Depending on
the MODE[1:0] bit set in the DMA configuration register, either the DACK signal or the
DIOR/DIOW signals are used to strobe the data. These signals are driven by the
external DMA Controller.
GDMA slave mode can operate in either counter mode or EOT only mode.
In counter mode, the DIS_XFER_CNT bit in the DMA configuration register must be
set to logic 0. The DMA transfer counter register must be programmed before any
DMA command is issued. The DMA transfer counter is set by writing from the LSByte
to the MSByte (address: 34H to 37H). The DMA transfer count is updated internally
only after the MSByte has been written. Once the DMA transfer is started, the transfer
counter starts decrementing and upon reaching ‘0’, the DMA_XFER_OK bit is set
and an interrupt is generated by the ISP1581. If the DMA master wants to terminate
the DMA transfer, it can issue an EOT signal to the ISP1581. This EOT signal
overrides the transfer counter and can terminate the DMA transfer at any time.
In the EOT only mode, DIS_XFER_CNT has to be set to logic 1. Although the DMA
transfer counter can still be programmed, it will not have any effect on the DMA
transfer. DMA transfer will start once the DMA command is issued. Any of the
following three ways will terminate this DMA transfer:
There are basically 3 interrupts programmable to differentiate the method of DMA
termination; namely, the INT_EOT, EXT_EOT and the DMA_XFER_OK bits in the
DMA Interrupt Reason register. Refer to
MDMA (Master) read/write (opcode = 06H/07H) — Generic DMA Master mode;
Depending on the MODE[1:0] bit set in the DMA configuration register, either the
DACK signal or the DIOR/DIOW signals are used to strobe the data. these signals
are driven by the ISP1581.
In the Master mode, BURST[2:0],DIS_XFER_CNT in the DMA configuration register
and the external EOT signal are not applicable. DMA transfer counter is always
enabled and the DMA_XFER_OK bit is set to ‘1’ once the counter reaches ‘0’.
PIO read/write (opcode = 04H/05H) — PIO mode for IDE transfers; the specification
of this mode can be obtained from the ATA Specification Rev. 4 . DIOR and DIOW are
used as data strobes, IORDY can be used by the device to extend the PIO cycle.
MDMA read/write (opcode = 06H/07H) — Multi word DMA mode for IDE transfers;
the specification of this mode can be obtained from the ATA Specification Rev. 4 .
DIOR and DIOW are used as data strobes, while DREQ and DACK serve as
handshake signals.
•
•
•
Detecting an external EOT
Detecting an internal EOT (short packet on an OUT token)
Resetting the DMA.
Table 26
Rev. 06 — 23 December 2004
(Generic DMA transfers) and
Table 53
Hi-Speed USB peripheral controller
for details.
Table 27
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
(IDE-specified transfers).
ISP1581
28 of 79