LH7A404 Sharp Electronics, LH7A404 Datasheet - Page 35

no-image

LH7A404

Manufacturer Part Number
LH7A404
Description
Manufacturer
Sharp Electronics
Datasheet

Specifications of LH7A404

Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Processing Unit
Microcontroller
Operating Supply Voltage (min)
1.71V
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (max)
1.89V
Package Type
CABGA
Pin Count
324
Mounting
Surface Mount
Rad Hardened
No
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LH7A404-N0F092B3
Manufacturer:
SHARP
Quantity:
20 000
Part Number:
LH7A404-NOF
Manufacturer:
ST
Quantity:
1
Part Number:
LH7A404N0E000B0A
Manufacturer:
Sharp Microelectronics
Quantity:
10 000
Part Number:
LH7A404N0F000B1A
Manufacturer:
Sharp Microelectronics
Quantity:
10 000
Part Number:
LH7A404N0F000B2
Manufacturer:
Sharp Microelectronics
Quantity:
10 000
Part Number:
LH7A404N0F000B3
Manufacturer:
AD
Quantity:
5 742
Part Number:
LH7A404N0F000B3,55
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LH7A404N0F092B3
Manufacturer:
TI
Quantity:
101
Part Number:
LH7A404N0F092B3
Manufacturer:
Sharp Microelectronics
Quantity:
135
Part Number:
LH7A404N0F092B3,55
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LH7A404NOE000
Manufacturer:
SHARP
Quantity:
201
Part Number:
LH7A404NOE000BOA
Manufacturer:
SHARP
Quantity:
20 000
32-Bit System-on-Chip
AC Specifications
tions following an internal reference clock signal.
The illustration in Figure 7 represents all cases of
these sets of measurement parameters.
• HCLK, internal System Bus clock (‘C’ in timing data)
• PCLK, the Peripheral Bus clock
• SSPCLK, the Synchronous Serial Port clock
• UARTCLK, the UART Interface clock
• LCDDCLK, the LCD Data clock from the
• ACBITCLK, the AC97 and ACI clock
• SCLK, the Synchronous Memory clock.
point of the clock to the 50% point of the signal.
Data Sheet
LCD Controller
All signals described in Table 12 relate to transi-
The reference clock signals in this design are:
All signal transitions are measured from the 50%
REFERENCE
OUTPUT
SIGNAL (O)
INPUT
SIGNAL (I)
CLOCK
Figure 7. LH7A404 Signal Timing
tOVXXX
Version 1.5
represents the amount of time for the output to become
valid from the rising edge of the reference clock signal.
Maximum requirements for tOVXXX are shown in
Table 12.
amount of time the output must be held valid after the
rising edge of the reference clock signal. Minimum
requirements for tOHXXX are listed in Table 12.
amount of setup time the input signal must be valid after
a valid address bus, or rising edge of the peripheral
clock. Maximum requirements for tISXXX are shown in
Table 12.
amount of time the output must be held valid following
the rising edge of the reference clock signal. Minimum
requirements are shown in Table 12.
tISXXX tIHXXX
For outputs from the LH7A404, tOVXXX (e.g. tOVA)
The signal tOHXXX (e.g. tOHA) represents the
For inputs, tISXXX (e.g. tISD) represents the
The signal tIHXXX (e.g. tIHD) represents the
tOHXXX
LH7A404
LH7A404-9
35

Related parts for LH7A404