CY8C5487LTI-007 Cypress Semiconductor Corp, CY8C5487LTI-007 Datasheet
CY8C5487LTI-007
Specifications of CY8C5487LTI-007
Related parts for CY8C5487LTI-007
CY8C5487LTI-007 Summary of contents
Page 1
... PWMs 2 • SPI, UART • Many others available in catalog Note 1. This feature on select devices only. See Ordering Information Cypress Semiconductor Corporation Document Number: 001-55036 Rev. *F PRELIMINARY ® PSoC 5: CY8C54 Family Data Sheet Programmable System-on-Chip (PSoC ® ...
Page 2
Content Overview 1. ARCHITECTURAL OVERVIEW ......................................... 3 2. PINOUTS ............................................................................. 5 3. PIN DESCRIPTIONS ........................................................... 9 4. CPU ................................................................................... 10 4.1 ARM Cortex-M3 CPU ............................................... 10 4.2 Cache Controller ...................................................... 12 4.3 DMA and PHUB ....................................................... 12 4.4 Interrupt Controller ...
Page 3
Architectural Overview Introducing the CY8C54 family of ultra low power, flash Programmable System-on-Chip (PSoC ® PSoC 3 and 32-bit PSoC 5 platform. The CY8C54 family provides configurable blocks of analog, digital, and interconnect circuitry around a CPU subsystem. The ...
Page 4
Figure 1-1 illustrates the major components of the CY8C54 family. They are: ARM Cortex-M3 CPU Subsystem Nonvolatile Subsystem Programming, Debug, and Test Subsystem Inputs and Outputs Clocking Power Digital Subsystem Analog Subsystem PSoC’s digital subsystem provides half of its unique ...
Page 5
SIOs are in input mode they are high impedance. This is true even when the device is not powered or when the pin voltage goes above the supply voltage. This makes the SIO ideally suited 2 for use on an ...
Page 6
GPIO) P2[6] (TRACEDATA[3], GPIO) P2[7] (I2C0: SCL, SIO) P12[4] (I2C0: SDA, SIO) P12[5] Vssb Vboost Vssd XRES (TMS, SWDIO, GPIO) P1[0] (TCK, SWDCK, GPIO) P1[1] (configurable XRES, GPIO) P1[2] (TDO, SWV, GPIO) P1[3] (TDI, GPIO) P1[4] (nTRST, GPIO) P1[5] ...
Page 7
GPIO) P2[5] 1 (TRACEDATA[2], GPIO) P2[6] 2 (TRACEDATA[3], GPIO) P2[7] 3 (I2C0: SCL, SIO) P12[4] 4 (I2C0: SDA, SIO) P12[5] 5 (GPIO) P6[4] 6 (GPIO) P6[5] 7 (GPIO) P6[6] 8 (GPIO) P6[ Vssb Ind 11 Vboost 12 ...
Page 8
Figure 2-3 and Figure 2-4 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal analog performance on a 2-layer board. The two pins labeled Vddd must be connected together. The two pins labeled ...
Page 9
Figure 2-4. Example PCB Layout for 100-Pin TQFP Part for Optimal Analog Performance Vssd Plane 3. Pin Descriptions IDAC0, IDAC1, IDAC2, IDAC3. Low resistance output pin for high current DACs (IDAC). OpAmp0out, OpAmp1out, OpAmp2out, OpAmp3out. High [4] current output of ...
Page 10
Vcca. Output of analog core regulator and input to analog core. Requires a 1 µF capacitor to Vssa. Regulator output not for external use. Vccd. Output of digital core regulator and input to digital core. The two Vccd pins must ...
Page 11
The Cortex-M3 CPU subsystem includes these features: ARM Cortex-M3 CPU Programmable Nested Vectored Interrupt Controller (NVIC), tightly integrated with the CPU core Full featured debug and trace modules, tightly integrated with the CPU core Up to 256 KB of flash ...
Page 12
Table 4-2. Cortex M3 CPU Registers (continued) Register Description PRIMASK A 1-bit interrupt mask register. When set, it allows only the nonmaskable interrupt (NMI) and hard fault exception. All other exceptions and interrupts are masked. FAULTMASK A 1-bit interrupt mask ...
Page 13
Table 4-4. Priority Levels Priority Level % Bus Bandwidth 0 100.0 1 100.0 2 50.0 3 25.0 4 12.5 5 6.2 6 3.1 7 1.5 4.3.4 Transaction Modes Supported The flexible configuration of each DMA channel and the ability to ...
Page 14
Interrupt Controller The Cortex-M3 NVIC supports 16 system exceptions and 32 interrupts from peripherals, as shown in Table 4-5. Cortex-M3 Exceptions and Interrupts Exception Exception Type Number 1 Reset -3 (highest) 2 NMI -2 3 Hard fault -1 4 ...
Page 15
Table 4-6. Interrupt Vector Table (continued) Interrupt # Cortex-M3 Exception # ...
Page 16
The PSoC device also offers an advanced security feature called Device Security which permanently disables all test, programming, and debug ports, protecting your application from external access (see the “Device Security” section on page ...
Page 17
Data, Address, and Control Signals PHUB Data, Address, and Control Signals Data, Address, and Control Signals Document Number: 001-55036 Rev. *F PRELIMINARY PSoC Figure 5-1. EMIF Block Diagram Address Signals PORTs Data Signals IO IF PORTs Control Signals PORTs DSI ...
Page 18
Memory Map The Cortex-M3 has a fixed address map, which allows periph- erals to be accessed by simple memory access instructions. 5.6.1 Address Map The 4 GB address space is divided into the ranges shown in Table 5-2: Table ...
Page 19
System Integration 6.1 Clocking System The clocking system generates, divides, and distributes clocks throughout the PSoC system. For the majority of systems, no external crystal is required. The IMO and PLL together can generate MHz ...
Page 20
MHz 4-33 MHz IMO ECO 12-48 MHz Doubler Digital Clock Divider 16 bit Digital Clock Divider 16 bit 7 Digital Clock Divider 16 bit Digital Clock Divider 16 bit 6.1.1 Internal Oscillators 6.1.1.1 Internal Main Oscillator In most designs ...
Page 21
It can be used to generate periodic inter- rupts for timing purposes or to wake the system from a low power mode. Firmware can reset the central timewheel. The central timewheel can be programmed to wake ...
Page 22
Clock Distribution All seven clock sources are inputs to the central clock distribution system. The distribution system is designed to create multiple high precision clocks. These clocks are customized for the design’s requirements and eliminate the common problems found ...
Page 23
Power System The power system consists of separate analog, digital, and I/O supply pins, labeled Vdda, Vddd, and Vddiox, respectively. It also includes two internal 1.8 V regulators that provide the digital (Vccd) and analog (Vcca) supplies for the ...
Page 24
Table 6-2. Power Modes Power Modes Description Active Primary mode of operation, all peripherals available (program- mable) Alternate Similar to Active mode, and is Active typically configured to have fewer peripherals active to reduce power. One possible configuration is to ...
Page 25
Alternate Active Mode Alternate Active mode is very similar to Active mode. In alternate active mode, fewer subsystems are enabled, to reduce power consumption. One possible configuration is to turn off the CPU and flash, and run peripherals at ...
Page 26
Reset CY8C54 has multiple internal and external reset sources available. The reset sources are: Power source monitoring - The analog and digital power voltages, Vdda, Vddd, Vcca, and Vccd are monitored in several different modes during power up, active ...
Page 27
Other Reset Sources XRES - External Reset CY8C54 has either a single GPIO pin that is configured as an external reset or a dedicated XRES pin. Either the dedicated XRES pin or the GPIO pin, if configured, holds the ...
Page 28
Digital Input Path PRT[x]CTL PRT[x]DBL_SYNC_IN PRT[x]PS Digital System Input PICU[x]INTTYPE[y] PICU[x]INTSTAT Pin Interrupt Signal PICU[x]INTSTAT Digital Output Path PRT[x]SLW PRT[x]SYNC_OUT PRT[x]DR Digital System Output PRT[x]BYP PRT[x]DM2 PRT[x]DM1 PRT[x]DM0 Bidirectional Control PRT[x]BIE Analog Capsense Global Control CAPS[x]CFG1 PRT[x]AG Analog Global Enable ...
Page 29
Digital Input Path PRT[x]SIO_HYST_EN PRT[x]SIO_DIFF Reference Level PRT[x]DBL_SYNC_IN PRT[x]PS Digital System Input PICU[x]INTTYPE[y] PICU[x]INTSTAT Pin Interrupt Signal PICU[x]INTSTAT Digital Output Path Reference Level PRT[x]SIO_CFG PRT[x]SLW PRT[x]SYNC_OUT PRT[x]DR Digital System Output PRT[x]BYP PRT[x]DM2 PRT[x]DM1 PRT[x]DM0 Bidirectional Control PRT[x]BIE Digital Input Path ...
Page 30
Drive Modes Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in Table 6-6. Three configuration bits are used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. Figure 6-11 depicts ...
Page 31
Pins can be used for digital input and output in these modes. Interfacing to mechanical switches is a common appli- cation for these modes. Open Drain, Drives High and Open Drain, Drives Low Open drain modes provide high impedance ...
Page 32
Vddio level or the regulated output, which is based on an internally generated reference. Typically a voltage DAC (VDAC) is used to generate the reference. The section on page 53 has more details on VDAC use and ...
Page 33
Digital Subsystem The digital programmable system creates application specific combinations of both standard and advanced digital peripherals and custom logic functions. These peripherals and logic are then interconnected to each other and to any pin on the device, providing ...
Page 34
Example Digital Components The following is a sample of the digital components available in PSoC Creator for the CY8C54 family. The exact amount of hardware resources (UDBs, routing, RAM, flash) used by a component varies with the features selected ...
Page 35
PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the appli- cation complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, ...
Page 36
Component Catalog Figure 7-3. Component Catalog The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device populated with an impressive selection of content; from simple primitives such as ...
Page 37
PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity. ...
Page 38
Datapath Module The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic. This datapath block is Input Muxes Input from Programmable Routing 6 PI Parallel Input/Output (to/from Programmable Routing) PO 7.2.2.6 Working Registers The ...
Page 39
Logical OR Logical XOR Pass, used to pass a value through the ALU to the shift register, mask, or another UDB register Independent of the ALU operation, these functions are available: Shift left Shift right Nibble swap Bitwise OR mask ...
Page 40
Status and Control Module The primary purpose of this circuitry is to coordinate CPU firmware interaction with internal UDB operation. Figure 7-10. Status and Control Registers System Bus 8-bit Status Register 8-bit Control Register (Read Only) (Write/Read) Routing Channel ...
Page 41
Figure 7-12. Function Mapping Example in a Bank of UDBs 8-Bit 16-Bit Quadrature Decoder Timer PWM UDB UDB UDB UDB UDB UDB 8-Bit SPI I2C Slave 12-Bit SPI UDB UDB UDB Logic ...
Page 42
I/O Port Routing There are a total of 20 DSI routes to a typical 8-bit I/O port, 16 for data and four for drive strength control. When an I/O pin is connected to the routing, there are two primary ...
Page 43
CAN Node 1 PSoC CAN Drivers CAN Controller CAN Transceiver CAN_H CAN_L 7.5.1 CAN Features CAN2.0A/B protocol implementation - ISO 11898 compliant Standard and extended frames with bytes of data per frame Message filter ...
Page 44
Tx Buffer Status TxReq Pending TxInterrupt Request (if enabled) RxMessage0 Acceptance Code 0 Rx Buffer Status RxMessage RxMessage1 Acceptance Code 1 Available RxMessage14 Acceptance Code 14 RxInterrupt RxMessage15 Acceptance Code 15 Request (if enabled) 7.6 USB PSoC includes a dedicated ...
Page 45
Timers, Counters, and PWMs The Timer/Counter/PWM peripheral is a 16-bit dedicated peripheral providing three of the most common embedded peripheral features. As almost all embedded systems use some combination of timers, counters, and PWMs. Four of them have been ...
Page 46
Digital Filter Block Some devices in the CY8C54 family of devices have a dedicated HW accelerator block used for digital filtering. The DFB has a dedicated multiplier and accumulator that calculates a 24-bit by 24-bit multiply accumulate in one ...
Page 47
SAR ADC DAC A DAC GPIO G Port The PSoC Creator software program provides a user friendly interface to configure the analog connections between the GPIO and various analog ...
Page 48
ExVrefL ExVrefL1 opamp0 opamp2 swinp GPIO swfol swfol P0[4] swinn GPIO P0[5] GPIO * i0 abuf_vref_int P0[6] (1.024V) GPIO i2 * P0[7] cmp0_vref (1.024V) GPIO cmp_muxvn[1:0] vref_cmp1 P4[2] cmp1_vref (0.256V) bg_vda_res_en GPIO Vdda Vdda/2 ...
Page 49
Analog local buses (abus) are routing resources located within the analog subsystem and are used to route signals between different analog blocks. There are eight abus routes in CY8C38, four in the left half (abusl [0:3]) and four in the ...
Page 50
From Analog Routing From Analog Routing 8.3.2 LUT The CY8C54 family of devices contains four LUTs. The LUT is a two input, one output lookup table that is driven by any one or two of the comparators in the chip. ...
Page 51
Opamps The CY8C54 family of devices contain four general purpose opamps. Figure 8-5. Opamp GPIO Analog Global Bus Opamp Analog Global Bus VREF Analog Internal Bus Analog Switch = GPIO The opamp is uncommitted and can be configured as ...
Page 52
PGA. The gain is switched from inverting and non inverting by changing the shared select value of the both the input muxes. The bandwidth for each gain case is listed in Table 8-2. Table ...
Page 53
Ability to invert LCD display for negative image Three LCD driver drive modes, allowing power optimization LCD driver configurable to be active when PSoC is in limited active mode Figure 8-9. LCD System LCD Global DAC Clock UDB LCD Driver ...
Page 54
Reference Source 8.9.1 Current DAC The current DAC (IDAC) can be configured for the ranges µ 256 µA, and 0 to 2.048 mA. The IDAC can be configured to source or sink current. 8.9.2 Voltage ...
Page 55
Figure 8-12. Sample and Hold Topology (Φ1 and Φ2 are opposite phases of a clock) Φ Φ Φ Φ 2 Φ 1 Φ Φ ref Φ C ...
Page 56
SWD can be enabled on only one of the pin pairs at a time. This only happens if, within 8 µs (key window) after reset, that pin ...
Page 57
The user can write the key into the WOL to lock out external access only if no flash protection is set (see section on page 15). However, after setting the values in the WOL, a user still has access to ...
Page 58
Electrical Specifications Specifications are valid for -40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C, except where noted. Specifications are valid for 1. 5.5 V, except where noted. The unique flexibility of the PSoC UDBs and analog ...
Page 59
Device Level Specifications Specifications are valid for -40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C, except where noted. Specifications are valid for 1. 5.5 V, except where noted. 11.2.1 Device Level Specifications Table 11-2. DC Specifications ...
Page 60
Table 11-3. AC Specifications Parameter Description F CPU frequency CPU F Bus frequency busclk Svdd Vdd ramp rate Time from Vddd/Vdda/Vccd/Vcca ≥ Tio_init IPOR to I/O ports set to their reset states Time from Vddd/Vdda/Vccd/Vcca ≥ Tstartup PRES to ...
Page 61
Power Regulators Specifications are valid for -40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C, except where noted. Specifications are valid for 1. 5.5 V, except where noted. 11.3.1 Digital Core Regulator Table 11-4. Digital Core Regulator ...
Page 62
Table 11-6. Inductive Boost Regulator DC Specifications (continued) Parameter Description [9] Boost output voltage range 1.8 V 1.9 V 2.0 V 2.4 V Vboost 2.7 V 3.0 V 3.3 V 3.6 V 5.0 V Load regulation Line regulation Efficiency Table ...
Page 63
Table 11-8. GPIO DC Specifications (continued) Parameter Description Iil Input leakage current (absolute [9] value) [9] Cin Input capacitance Vh Input voltage hysteresis [9] (Schmitt-Trigger) Idiode Current through protection diode to Vddio and Vssio Rglobal Resistance pin to analog global ...
Page 64
Table 11-10. SIO DC Specifications (continued) Parameter Description Output voltage high Unregulated mode Voh Regulated mode Regulated mode Output voltage low Vol Rpullup Pull up resistor Rpulldown Pull down resistor Iil Input leakage current (absolute [9] value) Vih < Vddsio ...
Page 65
Table 11-11. SIO AC Specifications (continued) Parameter Description SIO output operating frequency 3.3 V < Vddio < 5.5 V, Unregulated output (GPIO) mode, fast strong drive mode 1.71 V < Vddio < 3.3 V, Unregulated output (GPIO) mode, fast strong ...
Page 66
Table 11-13. USBIO AC Specifications Parameter Description Tdrate Full-speed data rate average bit rate Tjr1 Receiver data jitter tolerance to next transition Tjr2 Receiver data jitter tolerance to pair transition Tdj1 Driver differential jitter to next transition Tdj2 Driver differential ...
Page 67
Analog Peripherals Specifications are valid for -40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C, except where noted. Specifications are valid for 1. 5.5 V, except where noted. 11.5.1 Opamp Table 11-17. Opamp DC Specifications Parameter Description ...
Page 68
Voltage Reference Table 11-19. Voltage Reference Specifications Parameter Description Vref Precision reference voltage [9] Temperature drift Long term drift Thermal cycling drift (stability) [9] Total variation 11.5.3 SAR ADC Table 11-20. SAR ADC DC Specifications Parameter Description Resolution Number ...
Page 69
Analog Globals Table 11-22. Analog Globals AC Specifications Parameter Description Rppag Resistance pin-to-pin through [12] analog global Rppmuxbus Resistance pin-to-pin through [12] analog mux bus BWag 3 dB bandwidth of analog globals CMRRag Common mode rejection for differential signals ...
Page 70
IDAC Table 11-25. IDAC (Current Digital-to-Analog Converter) DC Specifications Parameter Description Resolution Iout Output current [9] High [9] Medium [9] Low INL Integral non linearity DNL Differential non linearity Ezs Zero scale error Eg Gain error IDAC_ICC DAC current ...
Page 71
VDAC Table 11-27. VDAC (Voltage Digital-to-Analog Converter) DC Specifications Parameter Description Resolution [9] Output resistance Rout High Low [9] Output voltage range Vout High Low INL Integral non linearity DNL Differential non linearity Ezs Zero scale error Eg Gain ...
Page 72
Continuous Time Mixer The continuous time mixer is used for modulating (shift) frequencies up or down limit of 1.0 MHz. The continuous time mixer is created using a SC/CT Analog Block, see the Mixer component data sheet ...
Page 73
Programmable Gain Amplifier The PGA is created using a SC/CT Analog Block, see the PGA component data sheet in PSoC Creator for full AC/DC specifications, and APIs and example code. Table 11-35. PGA DC Specifications Parameter Description [9] Vos ...
Page 74
Unity Gain Buffer The Unity Gain Buffer is created using a SC/CT Analog Block. See the Unity Gain Buffer component data sheet in PSoC Creator for full AC/DC specifications, and APIs and example code. Table 11-37. Unity Gain Buffer ...
Page 75
Table 11-40. LCD Direct Drive DC Specifications (continued) Parameter Description Static (1 common) Icc LCD system operating current LCD Icc LCD system operating current LCD 1/4 duty (4 commons) Icc LCD system operating current LCD Icc LCD system operating current ...
Page 76
Digital Peripherals Specifications are valid for -40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C, except where noted. Specifications are valid for 1. 5.5 V, except where noted. 11.6.1 Timer Table 11-42. Timer DC Specifications Parameter Description ...
Page 77
Table 11-45. Counter AC Specifications (continued) Parameter Description Reset pulse width Reset pulse width (external) 11.6.3 Pulse Width Modulation Table 11-46. PWM DC Specifications Parameter Description Block current consumption 3 MHz 12 MHz 48 MHz 67 MHz 80 MHz Table ...
Page 78
Controller Area Network Table 11-50. CAN DC Specifications Parameter Description Block current consumption Table 11-51. CAN AC Specifications Parameter Description Bit rate 11.6.6 Digital Filter Block Table 11-52. DFB DC Specifications Parameter Description DFB operating current Table 11-53. ...
Page 79
Universal Digital Blocks (UDBs) PSoC Creator provides a library of pre-built and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. See the component ...
Page 80
Memory Specifications are valid for -40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C, except where noted. Specifications are valid for 1. 5.5 V, except where noted. 11.7.1 Flash Table 11-56. Flash DC Specifications Parameter Description Erase ...
Page 81
Table 11-61. NVL AC Specifications Parameter Description NVL endurance NVL data retention time 11.7.4 SRAM Table 11-62. SRAM DC Specifications Parameter Description Vsram SRAM retention voltage Table 11-63. SRAM AC Specifications Parameter Description Fsram SRAM operating frequency 11.7.5 External Memory ...
Page 82
Table 11-64. Asynchronous Read Cycle Specifications (continued) Parameter Description Toel EM_OEn low time Toeh EM_OEn high to EM_CEn high hold time Tdoesu Data to EM_OEn high setup time Tdcesu Data to EM_CEn high setup time Tdoeh Data hold time after ...
Page 83
Tcp EM_ Clock Tceld EM_ CEn Taddrv EM_ Addr Toeld EM_ OEn EM_ Data Tadscld EM_ ADSCn Table 11-66. Synchronous Read Cycle Specifications Parameter Description T EMIF Clock period Tcp EM_Clock Period Tceld EM_Clock low to EM_CEn low Tcehd EM_Clock ...
Page 84
Tcp EM_ Clock Tceld EM_ CEn Taddrv EM_ Addr Tweld EM_ WEn Tds EM_ Data Tadscld EM_ ADSCn Table 11-67. Synchronous Write Cycle Specifications Parameter Description T EMIF Clock period Tcp EM_Clock Period Tceld EM_Clock low to EM_CEn low Tcehd ...
Page 85
PSoC System Resources Specifications are valid for -40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C, except where noted. Specifications are valid for 1. 5.5 V, except where noted. 11.8.1 POR with Brown Out For brown out ...
Page 86
Interrupt Controller Table 11-72. Interrupt Controller AC Specifications Parameter Description Delay from Interrupt signal input to ISR code execution from main line code Delay from Interrupt signal input to ISR code execution from ISR code 11.8.4 JTAG Interface Table ...
Page 87
Clocking Specifications are valid for -40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C, except where noted. Specifications are valid for 1. 5.5 V, except where noted. 11.9.1 32 kHz External Crystal Table 11-76. 32 kHz External ...
Page 88
Table 11-79. IMO AC Specifications (continued) Parameter Description [9] Jitter (peak to peak) Jp MHz MHz [9] Jitter (long term) Jperiod MHz MHz 11.9.3 Internal Low Speed Oscillator ...
Page 89
Phase-Locked Loop Table 11-84. PLL DC Specifications Parameter Description Idd PLL operating current Table 11-85. PLL AC Specifications Parameter Description [21] Fpllin PLL input frequency PLL intermediate frequency [21] Fpllout PLL output frequency Lock time at startup [9] Jperiod-rms ...
Page 90
... SAR ✔ CY8C5486LTI-063 2x12-bit SAR ✔ CY8C5486AXI-039 2x12-bit SAR 128 KB Flash ✔ CY8C5487AXI-011 80 128 32 2 2x12-bit SAR ✔ CY8C5487LTI-007 80 128 32 2 2x12-bit SAR ✔ CY8C5487AXI-100 80 128 32 2 2x12-bit SAR 256 KB Flash ✔ CY8C5488AXI-018 80 256 64 2 2x12-bit SAR ✔ CY8C5488LTI-037 80 256 64 2 2x12-bit SAR ✔ ...
Page 91
Part Numbering Conventions PSoC 5 devices follow the part numbering convention described below. All fields are single character alphanumeric ( … …, Z) unless stated otherwise. CY8Cabcdefg-xxx a: Architecture 3: PSoC 3 5: PSoC ...
Page 92
Packaging Table 13-1. Package Characteristics Parameter Description Ta Operating ambient temperature Tj Operating junction temperature Package θ JA (68 QFN) Tja Package θ JA (100 TQFP) Tja Package θ JC (68 QFN) Tjc Package θ JC (100 TQFP) Tjc ...
Page 93
Figure 13-2. 100-Pin TQFP ( 1.4 mm) Package Outline 16.00±0.25 SQ 14.00±0.05 SQ 100 SEATING PLANE 1.60 MAX. 0.08 0.20 MAX. Document Number: 001-55036 Rev. *F PRELIMINARY PSoC NOTE: 1. JEDEC STD REF MS-026 ...
Page 94
Revision History ® Description Title: PSoC 5: CY8C54 Family Data Sheet Programmable System-on-Chip (PSoC Document Number: 001-55036 Submission Rev. ECN No. Date ** 2759055 09/02/09 *A 2824626 12/09/09 *B 2873520 02/04/10 Document Number: 001-55036 Rev. *F PRELIMINARY PSoC Orig. ...
Page 95
Description Title: PSoC 5: CY8C54 Family Data Sheet Programmable System-on-Chip (PSoC Document Number: 001-55036 *C 2911720 04/13/10 Document Number: 001-55036 Rev. *F PRELIMINARY PSoC MKEA Updated Vb pin in PCB Schematic. Updated Tstartup parameter in AC Specifications table. Added ...
Page 96
Description Title: PSoC 5: CY8C54 Family Data Sheet Programmable System-on-Chip (PSoC Document Number: 001-55036 *D 2936486 05/24/10 *E 2944841 6/4/2010 *F 2960407 06/24/10 Document Number: 001-55036 Rev. *F PRELIMINARY PSoC MKEA Replaced Vddio with Vddd in USBIO diagram and ...
Page 97
... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...