MC68331CEH16 Freescale, MC68331CEH16 Datasheet - Page 25

• Manufacturer Part Number: MC68331CEH16
• Manufacturer: Freescale

Specifications of MC68331CEH16

• Cpu Family: 68K/M683xx
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 16MHz
• Interface Type: QSPI/SCI/UART
• Total Internal Ram Size: 80Byte
• # I/os (max): 18
• Number Of Timers - General Purpose: 1
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 132
• Package Type: PQFP
• Program Memory Type: ROMLess
• Lead Free Status / RoHS Status: Compliant

3.4.1 Bus Control Signals
3.4.2 Function Codes
3.4.3 Address Bus
MC68331TS/D
Port width is the maximum number of bits accepted or provided during a bus transfer. External devices
must follow the handshake protocol described below. Control signals indicate the beginning of the cycle,
the address space, the size of the transfer, and the type of cycle. The selected device controls the length
of the cycle. Strobe signals, one for the address bus and another for the data bus, indicate the validity
of an address and provide timing information for data. The EBI operates in an asynchronous mode for
any port width.
To add flexibility and minimize the necessity for external logic, MCU chip-select logic can be synchro-
nized with EBI transfers. Chip-select logic can also provide internally-generated bus control signals for
these accesses. Refer to 3.5 Chip Selects for more information.
The CPU initiates a bus cycle by driving the address, size, function code, and read/write outputs. At the
beginning of the cycle, size signals SIZ0 and SIZ1 are driven along with the function code signals. The
size signals indicate the number of bytes remaining to be transferred during an operand cycle. They are
valid while the address strobe (AS) is asserted. The following table shows SIZ0 and SIZ1 encoding. The
read/write (R/W) signal determines the direction of the transfer during a bus cycle. This signal changes
state, when required, at the beginning of a bus cycle, and is valid while AS is asserted. R/W only chang-
es state when a write cycle is preceded by a read cycle or vice versa. The signal can remain low for two
consecutive write cycles.
The CPU32 automatically generates function code signals FC[2:0]. The function codes can be consid-
ered address extensions that automatically select one of eight address spaces to which an address ap-
plies. These spaces are designated as either user or supervisor, and program or data spaces. Address
space 7 is designated CPU space. CPU space is used for control information not normally associated
with read or write bus cycles. Function codes are valid while AS is asserted.
Address bus signals ADDR[23:0] define the address of the most significant byte to be transferred during
a bus cycle. The MCU places the address on the bus at the beginning of a bus cycle. The address is
valid while AS is asserted.
FC2
0
0
0
0
1
1
1
1
Freescale Semiconductor, Inc.
For More Information On This Product,
Table 9 CPU32 Address Space Encoding
SIZ1
0
1
1
0
FC1
0
0
1
1
0
0
1
1
Table 8 Size Signal Encoding
Go to: www.freescale.com
SIZ0
1
0
1
0
FC0
0
1
0
1
0
1
0
1
Transfer Size
Three Byte
Long Word
Supervisor Program Space
Supervisor Data Space
Word
User Program Space
Byte
User Data Space
Address Space
CPU Space
Reserved
Reserved
Reserved
25