IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 76
IPSERIALLITE
Manufacturer Part Number
IPSERIALLITE
Description
Manufacturer
Altera
Datasheet
1.IPSERIALLITE.pdf
(120 pages)
Specifications of IPSERIALLITE
Lead Free Status / RoHS Status
Not Compliant
- Current page: 76 of 120
- Download datasheet (2Mb)
SerialLite Link Configuration
3–44
SerialLite MegaCore Function User Guide
Selecting the backup option results in a larger receive FIFO buffer and
slightly more logic being used.
Selecting the Trigger Port
Either or both of the data ports can be used to trigger flow control (see
Table
flow control. Flow control increases the sizes of receive FIFO buffers. If
both data ports are implemented, then memory usage can be reduced if
your design requires only one of the ports to trigger flow control.
Enabled
Disabled
Regular data port
Priority data port
Both data ports
Table 3–30. Backup Pause Instruction Options
Table 3–31. Flow Control Trigger Options
3–31), although, once triggered, both data ports are affected by the
Option
Option
MegaCore Function Version 1.1.0
A second FIFO buffer threshold is established, and logic is
created to send a second
if flow control is enabled.
No second FIFO buffer threshold is established. Available
only if flow control is enabled. This is the default setting.
Trigger flow control when the regular data port receive FIFO
buffer breaches a threshold. Available only if flow control is
enabled and the regular data port is enabled. If the priority
data port is not enabled, then this is the only option allowed.
Trigger flow control when the priority data port receive FIFO
buffer breaches a threshold. Available only if flow control is
enabled and the priority data port is enabled. If the regular
data port is not enabled, then this is the only option allowed.
Trigger flow control when either the regular data port
receive FIFO buffer or the priority data port receive FIFO
buffer breaches a threshold. Available only if flow control is
enabled and both data ports are enabled. This is the default
setting if both data ports are enabled.
Description
Description
PAUSE
instruction. Available only
Altera Corporation
August 2005
Related parts for IPSERIALLITE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: