AT94K05AL-25DQU Atmel, AT94K05AL-25DQU Datasheet - Page 72

no-image

AT94K05AL-25DQU

Manufacturer Part Number
AT94K05AL-25DQU
Description
Manufacturer
Atmel
Datasheet

Specifications of AT94K05AL-25DQU

Device System Gates
5000
Propagation Delay Time
12.1ns
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Operating Temperature Classification
Industrial
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Compliant
Figure 4-16. Block Diagram
72
TDI
TDO
TCK
TMS
AT94KAL Series FPSLIC
CONTROLLER
M
U
X
TAP
JTAG INSTRUCTION
DEVICE BOUNDARY
BREAKPOINT
SCAN CHAIN
SCAN CHAIN
AVR RESET
REGISTER
DEVICE ID
REGISTER
REGISTER
When the JTAGEN bit is unprogrammed, these four TAP pins revert to normal operation. When
programmed, the input TAP signals are internally pulled High and the JTAG is enabled for
Boundary-Scan. System Designer sets this bit by default.
For the On-Chip Debug system, in addition the RESET pin is monitored by the debugger to be
able to detect external reset sources. The debugger can also pull the RESET pin Low to reset
the whole system, assuming only open collectors on reset line are used in the application.
BYPASS
ADDRESS
DECODER
RESET CONTROL
PROGRAM/DATA
AND CONTROL
BREAKPOINT
OCD STATUS
SCAN CHAIN
SCAN CHAIN
FPGA-SRAM
FPGA-AVR
SRAM
UNIT
UNIT
M
U
X
2-wire Serial
PORT E
INTERNAL
FLOW CONTROL
CHAIN
SCAN
UNIT
AVR BOUNDARY-SCAN CHAIN
PC
Instruction
COMMUNICATION
OCD / AVR CORE
PERIPHERAL
INTERFACE
AVR CPU
DIGITAL
UNITS
1138I–FPSLI–1/08

Related parts for AT94K05AL-25DQU