ACS8525AT Semtech, ACS8525AT Datasheet - Page 83

no-image

ACS8525AT

Manufacturer Part Number
ACS8525AT
Description
Manufacturer
Semtech
Datasheet

Specifications of ACS8525AT

Lead Free Status / RoHS Status
Compliant
Address (hex):
Address (hex):
Revision 1.00/September 2007 © Semtech Corp.
ADVANCED COMMS & SENSING
Register Name
Register Name
Bit No.
Bit No.
Bit 7
[2:0]
Bit 7
[6:4]
7
3
6A (cont...)
6B
cnfg_DPLL2_damping
Description
DPLL2_damping
Register to configure the damping factor of DPLL2.
The bit values correspond to different damping
factors, depending on the bandwidth selected.
The Gain Peak for the Damping Factors given in the
Value Description (right) are tabulated below:
Damping Factor
cnfg_DPLL1_damping
Description
Not used.
DPLL1_PD2_gain_alog_8k
Register to control the gain of the Phase Detector 2
when locking to a reference of 8 kHz or less in
analog feedback mode. This setting is only used if
automatic gain selection is enabled in Reg. 6D Bit 7,
cnfg_DPLL1_PD2_gain.
Not used.
Bit 6
Bit 6
1.2
2.5
10
20
5
DPLL2_PD2_gain_alog_8k
DPLL1_PD2_gain_alog_8k
Bit 5
Bit 5
Description
Gain Peak
0.4 dB
0.2 dB
0.1 dB
0.06 dB
0.03 dB
Description
Bit 4
Bit 4
FINAL
Page 83
(R/W) Register to configure the
damping factor of DPLL2, along
with the gain of Phase Detector 2
in some modes.
(R/W) Register to configure the
damping factor of DPLL1, along
with the gain of the Phase
Detector 2 in some modes.
Bit Value
Bit Value
Bit 3
Bit 3
001
010
011
100
101
-
-
-
Value Description
Damping Factor
for Bandwidth
of 18 Hz:
1.2
2.5
5
5
5
Value Description
-
Gain value of the Phase Detector 2 when locking to
an 8 kHz reference in analog feedback mode.
-
Bit 2
Bit 2
ACS8525A LC/P
DPLL2_damping
DPLL1_damping
Default Value
Damping Factor
for Bandwidth
of 35 Hz:
1.2
2.5
5
10
10
Default Value
Bit 1
Bit 1
DATASHEET
www.semtech.com
0001 0011
Damping Factor
for Bandwidth
of 70 Hz:
1.2
2.5
5
10
20
0001 0011
Bit 0
Bit 0

Related parts for ACS8525AT