CY28329ZXC Cypress Semiconductor Corp, CY28329ZXC Datasheet - Page 2

• Manufacturer Part Number: CY28329ZXC
• Description: IC CLOCK SYNTH SS 56-TSSOP
• Manufacturer: Cypress Semiconductor Corp
• Type: Clock Driver, Clock/Frequency Synthesizer, Fanout Distribution, Spread Spectrum Clock Generatorr

Specifications of CY28329ZXC

• Pll: Yes
• Input: LVTTL, Crystal
• Output: Clock
• Number Of Circuits: 1
• Ratio - Input:output: 1:22
• Differential - Input:output: No/Yes
• Frequency - Max: 133MHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 56-TSSOP II
• Frequency-max: 133MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Document #: 38-07040 Rev. *E
Pin Description
REF
XTAL_IN
XTAL_OUT
CPU, CPU [0:3]# 44, 45, 48, 49,
3V66_0
3V66_1/VCH
66IN/3V66_5
66BUFF [0:2]
/3V66 [2:4]
PCI_F [0:2]
PCI [0:6]
USB
DOT
S2
S1
IREF
MULT0
PD#
PCI_STOP#
VTTPWRGD#
SDATA
SCLK
VDD_REF,
VDD_PCI,
VDD_3V66,
VDD_48 MHz,
VDD_CPU
VDD_CORE
GND_REF,
GND_PCI,
GND_3V66,
GND_IREF,
VDD_CPU
GND_CORE
Name
56
2
3
51, 52, 53, 54
33
35
24
21, 22, 23
5, 6, 7,
10, 11, 12, 13, 16,
17, 18
39
38
40
55
42
43
25
34
28
29
30
1, 8, 14, 19, 32,
37, 46, 50
26
4, 9, 15, 20, 31,
36, 41, 47
27
Pins
3.3V 14.318-MHz clock output
14.318-MHz crystal input
14.318-MHz crystal input
Differential CPU clock outputs
3.3V 66-MHz clock output
3.3V selectable through SMBus to be 66 MHz or 48 MHz
66-MHz input to buffered 66BUFF and PCI or 66-MHz clock from internal VCO
66-MHz buffered outputs from 66Input or 66-MHz clocks from internal VCO
33-MHz clocks divided down from 66Input or divided down from 3V66
PCI clock outputs divided down from 66Input or divided down from 3V66
Fixed 48-MHz clock output
Fixed 48-MHz clock output
Special 3.3V 3-level input for Mode selection
3.3V LVTTL inputs for CPU frequency selection
A precision resistor is attached to this pin which is connected to the internal current
reference
3.3V LVTTL input for selecting the current multiplier for the CPU outputs
3.3V LVTTL input for Power_Down# (active LOW). Do not add any decoupling capac-
itors. Use an external 1.0-KΩ pull-up resistor.
3.3V LVTTL input for PCI_STOP# (active LOW)
3.3V LVTTL input is a level-sensitive strobe used to determine when S[1:2] and
MULT0 inputs are valid and OK to be sampled (Active LOW). Once VTTPWRGD# is
sampled LOW, the status of this output will be ignored.
SMBus-compatible SDATA
SMBus-compatible Sclk
3.3V power supply for outputs
3.3V power supply for PLL
Ground for outputs
Ground for PLL
Description
CY28329
Page 2 of 17