ISL1208IB8Z-TK Intersil, ISL1208IB8Z-TK Datasheet - Page 24
![IC RTC LP BATT BACKED SRAM 8SOIC](/photos/6/58/65822/isl1208ib8z-tk_sml.jpg)
ISL1208IB8Z-TK
Manufacturer Part Number
ISL1208IB8Z-TK
Description
IC RTC LP BATT BACKED SRAM 8SOIC
Manufacturer
Intersil
Type
Clock/Calendar/NVSRAMr
Datasheet
1.ISL1208IB8Z-TK.pdf
(24 pages)
Specifications of ISL1208IB8Z-TK
Memory Size
2B
Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ISL1208IB8Z-TKTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISL1208IB8Z-TK
Manufacturer:
STC
Quantity:
1 000
Part Number:
ISL1208IB8Z-TK
Manufacturer:
INTERSIL
Quantity:
20 000
Mini Small Outline Plastic Packages (MSOP)
NOTES:
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
A
10. Datums
11. Controlling dimension: MILLIMETER. Converted inch dimen-
1. These package dimensions are within allowable dimensions of
2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
3. Dimension “D” does not include mold flash, protrusions or gate
4. Dimension “E1” does not include interlead flash or protrusions
5. Formed leads shall be planar with respect to one another within
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension “b” does not include dambar protrusion. Allowable
A1
INDEX
AREA
JEDEC MO-187BA.
burrs and are measured at Datum Plane. Mold flash, protrusion
and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
and are measured at Datum Plane.
protrusions shall not exceed 0.15mm (0.006 inch) per side.
0.10mm (0.004) at seating Plane.
dambar protrusion shall be 0.08mm (0.003 inch) total in excess
of “b” dimension at maximum material condition. Minimum space
between protrusion and adjacent lead is 0.07mm (0.0027 inch).
sions are for reference only.
A2
- H -
-H-
.
SIDE VIEW
TOP VIEW
-A -
N
1 2
e
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
D
and
b
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
- B -
For information regarding Intersil Corporation and its products, see www.intersil.com
E1
SEATING
-A-
PLANE
0.10 (0.004)
0.20 (0.008)
GAUGE
PLANE
-B-
to be determined at Datum plane
0.20 (0.008)
24
E
0.20 (0.008)
-C-
(0.010)
0.25
C
C
- H -
a
A B C
SEATING
PLANE
C D
Interlead flash and
4X θ
END VIEW
4X θ
E
L1
C L
1
C
L
R1
ISL1208
-B-
R
M8.118 (JEDEC MO-187AA)
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE
SYMBOL
A1
A2
E1
R1
L1
D
N
R
α
A
b
e
E
L
0
c
0.037
0.002
0.030
0.010
0.004
0.116
0.116
0.187
0.016
0.003
0.003
MIN
5
0
0.026 BSC
0.037 REF
o
o
INCHES
8
MAX
0.043
0.006
0.037
0.014
0.008
0.120
0.120
0.199
0.028
15
6
-
-
o
o
0.94
0.05
0.75
0.25
0.09
2.95
2.95
4.75
0.40
0.07
0.07
MILLIMETERS
MIN
5
0
o
o
0.65 BSC
0.95 REF
8
MAX
1.10
0.15
0.95
0.36
0.20
3.05
3.05
5.05
0.70
15
6
-
-
o
September 12, 2008
o
Rev. 2 01/03
NOTES
FN8085.8
9
3
4
6
7
-
-
-
-
-
-
-
-
-
-
-