AD9265BCPZ-80 Analog Devices Inc, AD9265BCPZ-80 Datasheet - Page 28
![IC ADC 16BIT 80MSPS 48LFCSP](/photos/6/50/65022/cp-48-8_sml.jpg)
AD9265BCPZ-80
Manufacturer Part Number
AD9265BCPZ-80
Description
IC ADC 16BIT 80MSPS 48LFCSP
Manufacturer
Analog Devices Inc
Datasheet
1.AD9265BCPZ-125.pdf
(44 pages)
Specifications of AD9265BCPZ-80
Data Interface
Serial, SPI™
Number Of Bits
16
Sampling Rate (per Second)
80M
Number Of Converters
1
Power Dissipation (max)
258mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-VFQFN, CSP Exposed Pad
Resolution (bits)
16bit
Sampling Rate
80MSPS
Input Channel Type
Differential
Supply Voltage Range - Analog
1.7V To 1.9V
Supply Voltage Range - Digital
1.7V To 1.9V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9265BCPZ-80
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9265
VOLTAGE REFERENCE
A stable and accurate voltage reference is built into the AD9265.
The input range can be adjusted by varying the reference voltage
applied to the AD9265, using either the internal reference or an
externally applied reference voltage. The input span of the ADC
tracks reference voltage changes linearly. The various reference
modes are summarized in the sections that follow. The Reference
Decoupling section describes the best practices PCB layout of
the reference.
Internal Reference Connection
A comparator within the AD9265 detects the potential at the
SENSE pin and configures the reference into four possible modes,
which are summarized in Table 11. If SENSE is grounded, the
reference amplifier switch is connected to the internal resistor
divider (see Figure 70), setting VREF to 1.0 V for a 2.0 V p-p full-
scale input. In this mode, with SENSE grounded, the full scale can
also be adjusted through the SPI port by adjusting Bit 6 and Bit 7 of
Register 0x18. These bits can be used to change the full scale to
1.25 V p-p, 1.5 V p-p, 1.75 V p-p, or to the default of 2.0 V p-p,
as shown in Table 17.
Connecting the SENSE pin to the VREF pin switches the reference
amplifier output to the SENSE pin, completing the loop and pro-
viding a 0.5 V reference output for a 1 V p-p full-scale input.
If a resistor divider is connected external to the chip, as shown
in Figure 71, the switch again sets to the SENSE pin. This puts
Table 11. Reference Configuration Summary
Selected Mode
External Reference
Internal Fixed Reference
Programmable Reference
Internal Fixed Reference
1.0µF
Figure 70. Internal Reference Configuration
0.1µF
SENSE
VREF
VIN+
VIN–
SELECT
LOGIC
SENSE Voltage
AVDD
VREF
0.2 V to VREF
AGND to 0.2 V
0.5V
ADC
CORE
ADC
Resulting VREF (V)
N/A
0.5
1.0
0.5
Rev. A | Page 28 of 44
1
R2
R1
(see Figure 71)
the reference amplifier in a noninverting mode with the VREF
output defined as follows:
The input range of the ADC always equals twice the voltage at
the reference pin for either an internal or an external reference.
If the internal reference of the AD9265 is used to drive multiple
converters to improve gain matching, the loading of the reference
by the other converters must be considered. Figure 72 shows
how the internal reference voltage is affected by loading.
VREF
–0.5
–1.0
–1.5
–2.0
–2.5
–3.0
1.0µF
0
0.2
Figure 71. Programmable Reference Configuration
0
0.4
0.1µF
5 .
VREF
Figure 72. VREF Accuracy vs. Load
0.6
1
Resulting Differential Span (V p-p)
2 × external reference
2 × VREF
1.0
2.0
R2
R1
SENSE
R2
R1
0.8
LOAD CURRENT (mA)
VIN+
VIN–
1.0
1.2
VREF = 1V
SELECT
LOGIC
1.4
VREF = 0.5V
ADC
0.5V
1.6
CORE
ADC
1.8
2.0