AD9244BST-40 Analog Devices Inc, AD9244BST-40 Datasheet - Page 8
![IC ADC 14BIT 40MSPS 48-LQFP](/photos/6/59/65923/505-48-lqfp_sml.jpg)
AD9244BST-40
Manufacturer Part Number
AD9244BST-40
Description
IC ADC 14BIT 40MSPS 48-LQFP
Manufacturer
Analog Devices Inc
Datasheet
1.AD9244BSTZ-65.pdf
(36 pages)
Specifications of AD9244BST-40
Rohs Status
RoHS non-compliant
Number Of Bits
14
Sampling Rate (per Second)
40M
Data Interface
Parallel
Number Of Converters
1
Power Dissipation (max)
300mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-LQFP
For Use With
AD9244-65PCBZ - BOARD EVAL FOR AD9244-65AD9244-40PCBZ - BOARD EVAL FOR AD9244-40
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9244BST-40
Manufacturer:
ADI
Quantity:
210
Part Number:
AD9244BST-40
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9244
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 7. Pin Function Descriptions
Pin No.
1, 2, 5, 32, 33
3, 4, 31, 34
6, 7
8, 44
9
10
11 to 13,
16 to 21,
24 to 26
14, 22, 30
15, 23, 29
27
28
35
36
37
38
39 to 42
43
45
46, 47
48
Mnemonic
AGND
AVDD
CLK–, CLK+
NIC
OEB
D0 (LSB)
D1 to D3,
D4 to D9,
D10 to D12
DGND
DRVDD
D13 (MSB)
OTR
DFS
SENSE
VREF
REFGND
REFB, REFT
DCS
CML
VIN+, VIN–
VR
D0 (LSB)
AGND
AGND
AGND
AVDD
AVDD
CLK–
CLK+
OEB
Description
Analog Ground.
Analog Supply Voltage.
Differential Clock Inputs.
No Internal Connection.
Digital Output Enable (Active Low).
Least Significant Bit, Digital Output.
Digital Outputs.
Digital Ground.
Digital Supply Voltage.
Most Significant Bit, Digital Output.
Out-of-Range Indicator (Logic 1 Indicates OTR).
Data Format Select. Connect to AGND for straight binary, AVDD for twos complement.
Internal Reference Control.
Internal Reference.
Reference Ground.
Internal Reference Decoupling.
50% Duty Cycle Stabilizer. Connect to AVDD to activate 50% duty cycle stabilizer, AGND for
external control of both clock edges.
Common-Mode Reference (0.5 × AVDD).
Differential Analog Inputs.
Internal Bias Decoupling.
NIC
D1
D2
10
11
12
1
2
3
4
5
6
7
8
9
48 47 46 45 44 43 42 41 40 39 38 37
13 14 15 16 17 18 19 20 21 22 23 24
PIN 1
Figure 3. Pin Configuration
Rev. C | Page 8 of 36
(Not to Scale)
TOP VIEW
AD9244
36
35
34
33
32
31
30
29
28
27
26
25
SENSE
DFS
AVDD
AGND
AGND
AVDD
DGND
DRVDD
OTR
D13 (MSB)
D12
D11