MAX11359AETL+ Maxim Integrated Products, MAX11359AETL+ Datasheet - Page 52

• Manufacturer Part Number: MAX11359AETL+
• Description: IC DAS SYSTEM 16BIT 40-TQFN
• Manufacturer: Maxim Integrated Products
• Type: Data Acquisition System (DAS)r

Specifications of MAX11359AETL+

• Resolution (bits): 16 b
• Sampling Rate (per Second): 477
• Data Interface: MICROWIRE™, QSPI™, Serial, SPI™
• Voltage Supply Source: Analog and Digital
• Voltage - Supply: 1.8 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 40-TQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

16-Bit Data-Acquisition System with ADC, DAC,
UPIOs, RTC, Voltage Monitors, and Temp Sensor
The switch-control register controls the two SPDT
switches (SPDT1 and SPDT2) and the DACA output
buffer SPST switch (SWA). Control this switch by the
serial bits in this register, by any of the UPIO pins that
are enabled for that function, or by the PWM.
SWA: DACA output buffer SPST-switch A control bit.
The SWA bit, the UPIO inputs (if configured), and the
PWM (if configured) control the state of the SWA switch
as shown in Table 17. The UPIO_ states of 0 and 1 in the
table correspond to respective deasserted and asserted
logic states as defined by the ALH_ bit of the
UPIO_CTRL register. If a UPIO is not configured for this
mode, its value applied to the table is 0. The PWM
states of 0 and 1 in the table correspond to the respec-
tive PWM off (or low) and on (or high) states defined by
the SWAH and SWAL bits (see the PWM_CTRL Register
section). If the PWM is not configured for this mode, its
value applied to the table is 0. The power-on default is 0.
SPDT1<1:0>: Single-pole double-throw switch 1 con-
trol bits. The SPDT1<1:0> bits, the UPIO pins (if config-
ured), and the PWM (if configured) control the state of
the switch as shown in Table 18. The UPIO_ states of 0
and 1 in the table correspond to respective deasserted
and asserted logic states as defined by the ALH_ bit of
the UPIO_CTRL register. If a UPIO is not configured for
this mode, its value applied to Table 18 is 0. The PWM
states of 0 and 1 in Table 18 correspond to the respec-
tive PWM off (low) and on (high) states defined by the
SPD1 bit in the PWM_CTRL register. If the PWM is not
configured for this mode, its value applied to Table 18
is 0. The power-on default is 00.
SPDT2<1:0>: Single-pole double-throw switch 2 control
bits. The SPDT2<1:0> bits, the UPIO pins (if config-
ured), and the PWM (if configured) control the state of
the switch as shown in Table 19. The UPIO_ states of 0
and 1 in the table correspond to respective deasserted
and asserted logic states as defined by the ALH_ bit in
the UPIO_CTRL register. If a UPIO is not configured for
this mode, its value applied to Table 19 is 0. The PWM
states of 0 and 1 in Table 19 correspond to the respec-
tive PWM off (low) and on (high) states defined by the
SPD2 bit in the PWM_CTRL register. If the PWM is not
configured for this mode, its value applied to Table 19 is
0. The power-on default is 00.
SW_CTRL Register (Power-On State: 0000 00XX)
52
______________________________________________________________________________________
MSB
SWA
X
SPDT11
SPDT10
Table 17. SWA States
X = Don’t care.
* Switch SWA control is effectively an OR of the SWA bit, UPIO
pins, and PWM.
Table 18. SPDT Switch 1 States
X = Don’t care.
* Switch SPDT1 control is effectively an OR of the SPDT10 bit, the
UPIO pins, and the PWM output. The SPDT11 bit determines if
the switches open and close together or if they toggle.
Table 19. SPDT Switch 2 States
X = Don’t care.
* Switch SPDT2 control is effectively an OR of the SPDT20 bit, the
UPIO pins, and the PWM output. The SPDT21 bit determines if
the switches open and close together or if they toggle.
SPDT1<1:0>
SPDT2<1:0> UPIO_* PWM* SPDT2 SWITCH STATE
SPDT21
SWA BIT*
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
X
X
1
X
X
X
X
0
X
X
1
0
X
X
1
0
1
0
1
UPIO_*
UPIO_* PWM* SPDT1 SWITCH STATE
SPDT20
0
X
1
X
0
X
1
X
0
X
1
X
0
X
1
X
0
X
1
X
0
1
X
X
0
1
X
X
X
X
X
X
0
1
0
1
PWM*
0
1
X
X
SNO2 open, SNC2 open
SNO2 closed, SNC2 closed
SNO2 closed, SNC2 closed
SNO2 closed, SNC2 closed
SNC2 closed, SNO2 open
SNC2 open, SNO2 closed
SNC2 open, SNO2 closed
SNC2 open, SNO2 closed
SNO1 open, SNC1 open
SNO1 closed, SNC1 closed
SNO1 closed, SNC1 closed
SNO1 closed, SNC1 closed
SNC1 closed, SNO1 open
SNC1 open, SNO1 closed
SNC1 open, SNO1 closed
SNC1 open, SNO1 closed
X
SWA SWITCH STATE
Switch open
Switch closed
Switch closed
Switch closed
LSB
X