DAC121S101CIMK/NOPB National Semiconductor, DAC121S101CIMK/NOPB Datasheet - Page 14

CONV D/A 12BIT MICRO PWR TSOT236

DAC121S101CIMK/NOPB

Manufacturer Part Number
DAC121S101CIMK/NOPB
Description
CONV D/A 12BIT MICRO PWR TSOT236
Manufacturer
National Semiconductor
Series
PowerWise®r
Datasheet

Specifications of DAC121S101CIMK/NOPB

Settling Time
12µs
Number Of Bits
12
Data Interface
DSP, MICROWIRE™, QSPI™, Serial, SPI™
Number Of Converters
1
Voltage Supply Source
Single Supply
Power Dissipation (max)
1.72mW
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
TSOT-23-6, TSOT-6
Number Of Channels
1
Resolution
12b
Interface Type
Serial (3-Wire, SPI, QSPI, Microwire)
Single Supply Voltage (typ)
3.3/5V
Dual Supply Voltage (typ)
Not RequiredV
Architecture
Resistor-String
Power Supply Requirement
Single
Output Type
Voltage
Integral Nonlinearity Error
±8LSB
Single Supply Voltage (min)
2.7V
Single Supply Voltage (max)
5.5V
Dual Supply Voltage (min)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
6
Package Type
TSOT
For Use With
DAC121S101EVAL - BOARD EVALUATION DAC121S101
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DAC121S101CIMK
DAC121S101CIMKTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DAC121S101CIMK/NOPB
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
DAC121S101CIMK/NOPB
Manufacturer:
TI
Quantity:
20
Part Number:
DAC121S101CIMK/NOPB
Manufacturer:
Texas Instruments
Quantity:
380
www.national.com
1.0 Functional Description
1.1 DAC SECTION
The DAC121S101 is fabricated on a CMOS process with an
architecture that consists of switches and a resistor string that
are followed by an output buffer. The power supply serves as
the reference voltage. The input coding is straight binary with
an ideal output voltage of:
where D is the decimal equivalent of the binary code that is
loaded into the DAC register and can take on any value be-
tween 0 and 4095.
1.2 RESISTOR STRING
The resistor string is shown in
of 4096 equal valued resistors with a switch at each junction
of two resistors, plus a switch to ground. The code loaded into
the DAC register determines which switch is closed, connect-
ing the proper node to the amplifier. This configuration guar-
antees that the DAC is monotonic.
Normally, the SYNC line is kept low for at least 16 falling
edges of SCLK and the DAC is updated on the 16th SCLK
falling edge. However, if SYNC is brought high before the 16th
falling edge, the shift register is reset and the write sequence
FIGURE 3. DAC Resistor String
V
OUT
= V
A
x (D / 4096)
Figure
3. This string consists
20114907
FIGURE 4. Input Register Contents
14
1.3 OUTPUT AMPLIFIER
The output buffer amplifier is a rail-to-rail type, providing an
output voltage range of 0V to V
rail types, exhibit a loss of linearity as the output approaches
the supply rails (0V and V
linearity is specified over less than the full output range of the
DAC. The output capabilities of the amplifier are described in
the Electrical Tables.
1.4 SERIAL INTERFACE
The three-wire interface is compatible with SPI, QSPI and
MICROWIRE, as well as most DSPs. See the Timing Diagram
for information on a write sequence.
A write sequence begins by bringing the SYNC line low. Once
SYNC is low, the data on the D
bit serial input register on the falling edges of SCLK. On the
16th falling clock edge, the last data bit is clocked in and the
programmed function (a change in the mode of operation and/
or a change in the DAC register contents) is executed. At this
point the SYNC line may be kept low or brought high. In either
case, it must be brought high for the minimum specified time
before the next write sequence as a falling edge of SYNC can
initiate the next write cycle.
Since the SYNC and D
are high, they should be idled low between write sequences
to minimize power consumption.
1.5 INPUT SHIFT REGISTER
The input shift register,
two bits are "don't cares" and are followed by two bits that
determine the mode of operation (normal mode or one of
three power-down modes). The contents of the serial input
register are transferred to the DAC register on the sixteenth
falling edge of SCLK. See Timing Diagram,
is invalid. The DAC register is not updated and there is no
change in the mode of operation or in the output voltage.
IN
20114908
buffers draw more current when they
Figure
A
, in this case). For this reason,
A
IN
4, has sixteen bits. The first
. All amplifiers, even rail-to-
line is clocked into the 16-
Figure
2.

Related parts for DAC121S101CIMK/NOPB