AD7302BR Analog Devices Inc, AD7302BR Datasheet - Page 3
![IC DAC 8BIT DUAL 2.7V 20-SOIC](/photos/6/50/65038/505-20-soic_sml.jpg)
AD7302BR
Manufacturer Part Number
AD7302BR
Description
IC DAC 8BIT DUAL 2.7V 20-SOIC
Manufacturer
Analog Devices Inc
Datasheet
1.AD7302BRUZ.pdf
(16 pages)
Specifications of AD7302BR
Mounting Type
Surface Mount
Rohs Status
RoHS non-compliant
Settling Time
1.2µs
Number Of Bits
8
Data Interface
Parallel
Number Of Converters
2
Voltage Supply Source
Single Supply
Power Dissipation (max)
24.8mW
Operating Temperature
-40°C ~ 105°C
Package / Case
20-SOIC (7.5mm Width)
Resolution (bits)
8bit
No. Of Pins
20
Update Rate
0.833MSPS
Peak Reflow Compatible (260 C)
No
Supply Voltage
5.5V
No. Of Bits
8 Bit
Leaded Process Compatible
No
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7302BR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7302BRU
Manufacturer:
AD
Quantity:
4 130
Part Number:
AD7302BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7302BRZ
Manufacturer:
Maxim
Quantity:
25
Part Number:
AD7302BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7302BRZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
TIMING CHARACTERISTICS
Parameter
t
t
t
t
t
t
t
t
t
t
NOTES
1
2
REV. 0
Sample tested at +25 C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
See Figure 1.
1
2
3
4
5
6
7
8
9
10
(V
IL
+ V
IH
)/2. tr and tf should not exceed 1 s on any digital input.
D7–D0
LDAC
CLR
A/B
WR
CS
Limit at T
(B Version)
0
0
0
0
20
15
4.5
20
20
20
Figure 1. Timing Diagram for Parallel Data Write
1, 2
MIN
, T
t
1
(V
all specifications T
t
MAX
3
DD
= +2.7 V to +5.5 V; GND = 0 V; Reference = Internal V
t
5
t
6
Units
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
MIN
t
7
–3–
t
t
to T
2
4
t
8
MAX
unless otherwise noted)
t
t
10
9
DD
Conditions/Comments
Address to Write Setup Time
Address Valid to Write Hold Time
Chip Select to Write Setup Time
Chip Select to Write Hold Time
Write Pulse Width
Data Setup Time
Data Hold Time
Write to LDAC Setup Time
LDAC Pulse Width
CLR Pulse Width
) and timed from a voltage level of
DD
/2 Reference;
AD7302