PPC405EP-3LB200C Applied Micro Circuits Corporation, PPC405EP-3LB200C Datasheet - Page 10

• Manufacturer Part Number: PPC405EP-3LB200C
• Manufacturer: Applied Micro Circuits Corporation

Specifications of PPC405EP-3LB200C

• Family Name: 405EP
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 200MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 1.8V
• Operating Supply Voltage (max): 1.95V
• Operating Supply Voltage (min): 1.65V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 385
• Package Type: EBGA
• Lead Free Status / Rohs Status: Compliant

PPC405EP – PowerPC 405EP Embedded Processor
Serial Interface
IIC Bus Interface
General Purpose IO (GPIO) Controller
Universal Interrupt Controller (UIC)
The Universal Interrupt Controller (UIC) provides the control, status, and communications necessary between the
various sources of interrupts and the local PowerPC processor.
Features include:
10
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
One 8-pin UART and one 2-pin (Tx and Rx only) UART interface provided
Internal serial clock to allows a wide range of baud rates
Register compatibility with NS16750 register set
Complete status reporting capability
Transmitter and receiver are each buffered with 16-byte FIFOs when in FIFO mode
Fully programmable serial-interface characteristics
Supports DMA using internal DMA engine
Compliant with Phillips® Semiconductors I
Operation at 100kHz or 400kHz
8-bit data
10- or 7-bit address
Slave transmitter and receiver
Master transmitter and receiver
Multiple bus masters
Supports fixed V
Two independent 4 x 1 byte data buffers
Twelve memory-mapped, fully programmable configuration registers
One programmable interrupt request signal
Provides full management of all IIC bus protocol
Programmable error recovery
Controller functions and GPIO registers are programmed and accessed via memory-mapped OPB bus
master accesses
All GPIOs are pin-shared with other functions. DCRs control whether a particular pin that has GPIO capabil-
ities acts as a GPIO or is used for another purpose.
Each GPIO output is separately programmable to emulate an open-drain driver (i.e., drives to zero, three-
stated if output bit is 1)
Supports seven external and 19 internal interrupts
Edge-triggered or level-sensitive
Positive or negative active
Non-critical or critical interrupt to processor core
Programmable critical interrupt priority ordering
Programmable critical interrupt vector for faster vector processing
DD
IIC interface
2
C Specification, dated 1995
Revision 1.08 – March 24, 2008
Data Sheet
AMCC